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BROAD-BAND SPACE CONSERVATIVE ON-WAFER NETWORK ANALYZER 
CALIBRATIONS WITH MORE COMPLEX SOLT DEFINITIONS 
Sathya Padmanabhan 
ABSTRACT 
 
An improved Short-Open-Load-Thru (SOLT) on-wafer vector network calibration 
method for broad-band accuracy is proposed. Accurate measurement of on-wafer devices 
over a wide range of frequency, from DC to high frequencies with a minimum number of 
space conservative standards has always been desirable. Therefore, the work is aimed at 
improving the existing calibration methods and suggesting a best “practice” strategy that 
could be adopted to obtain greater accuracy with a simplified procedure and calibration 
set.   
Quantitative and qualitative comparisons are made to the existing calibration 
techniques. The advantages and drawbacks of each calibration are analyzed. Prior work 
done at the University of South Florida by on improved SOLT calibration is briefed. The 
presented work is a culmination and refinement of the prior USF work that suggested that 
SOLT calibration improves with more complex definitions for the calibration standards. 
Modeling of the load and thru standards is shown to improve accuracy as the 
frequency variation of the two standards can be significant. The load is modeled with 
modified equivalent circuit to include the high frequency parasitics. The model is 
 xv
physically verified on different substrates. The relation of load impedance with DC 
resistance is verified and its significance in SOLT calibrations is illustrated. The thru 
equation accounts for the losses in a transmission line reflections and phase shift 
including dielectric and conductor losses.  The equations used are important for cases 
where a non-zero length of thru is assumed for the calibration. 
The complex definitions of the calibration standards are included in the 
calibration algorithm with LabView and tested on two different VNA’s – Wiltron 360B 
and Anritsu Lightning. The importance of including the forward and reverse switch terms 
error correction in the algorithm is analyzed and measurements that verify the 
improvement are shown. The concept using same foot size calibration standards to 
simplify the calibration process is highlighted with results to verify the same. 
The proposed technique thus provides for calibration strategy that can overcome 
the low frequency problems of TRL, retain TRL accuracy at high frequencies while 
enabling the use of a compact common footprint calibration set.  
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CHAPTER 1 
INTRODUCTION 
 
1.1 Overview 
An accurate microwave S-parameter measurement of a Device Under Test (DUT) 
with a Vector Network Analyzer (VNA) depends on the accuracy of the calibration done 
to eliminate the inherent errors with the measurement system and setup. A calibration 
procedure characterizes errors in the system before measurement of the DUT. The error 
model calculated from calibration is used to correct for the actual parameters of the 
device. It is important that the VNA calibration algorithm adopted is able to calibrate for 
the errors in the system for the entire operating frequency range. The work presented here 
includes a study of the different VNA calibration techniques available. The choice of a 
particular calibration is determined with respect to the working frequency range and the 
accuracy required for DUT measurement. When the devices are on-wafer as in the case 
of monolithic microwave integrated circuits (MMIC); it becomes necessary to consider a 
few other issues. Due to the cost involved in fabricating the circuit, the real estate used 
for calibration standards should be minimal. A calibration technique is sought with 
minimum number of standards that can provide maximum accuracy over a broad-band of 
frequencies. 
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The goal of this work is to thus suggest a calibration strategy that provides the 
desired broadband accuracy with minimum number of space conservative standards. 
Further for on-wafer probing it is best if all the calibration standards have the exact same 
probe contact pad layout (or foot print). The work presented analyzes the advantages and 
disadvantages of the different calibration methods and suggests an improved technique 
for broad-band calibrations with a compact standard set. 
 
1.2 Available Calibration Techniques 
The most popular calibration methods available are Thru-Reflect-Line (TRL) and 
Short-Open-Load-Thru (SOLT) methods. There are other calibration methods like Line-
Reflect-Match (LRM) and Line-Reflect-Reflect-Match (LRRM) that combine advantages 
and attempts to eliminate the disadvantages of TRL and SOLT techniques. It is important 
that the significance of a calibration routine is understood. Prior to a calibration the 
measurement of the DUT includes loss and phase delay of cables, transitions from vector 
network analyzer (VNA) port to cable and cable to DUT. It also includes losses that are 
innate in the system that cannot be corrected for. Figure 1.1 shows in a block diagram the 
actual measurement of the DUT when connected to the ports of the VNA. 
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Figure 1.1 - Block Diagram of Actual Measurement of DUT When Connected to VNA. 
 
The error box A and B with S-parameters (S1) and (S2) are the error co-efficients 
that are calculated with calibration. When measuring a DUT, the measured data (Smeas) is 
data as seen between the reference planes at VNA ports 1 and 2. Once calibrated, the 
actual S-parameters (SDUT) are determined with the help of the two error boxes.  
The different calibration methods use a unique approach to calculate the error co-
efficients. TRL calibration [1] uses a thru, reflect and delay line with minimum 
information for the standards (ex.-physical dimensions). NIST developed a powerful 
multi-line TRL calibration [2] that enables broad-band accurate calibration by using more 
than one delay line to calculate error co-efficients over a wide frequency bandwidth. TRL 
is considered to be the most accurate calibration at high frequencies. With decrease in 
frequencies, longer lines are needed to account for those frequency bandwidths which 
results in more real estate. Due to the fact that it is practically not always possible to 
construct a very long line, TRL often fails at the lower frequencies typically less than 
1GHz.  
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An alternative to TRL at lower frequencies is the SOLT calibration routine [3]. 
The method relies on the electrical model definitions for the standards. With good 
definitions of the calibration standards, it is possible to obtain accurate calibration results. 
The advantages of this calibration are that it occupies very little wafer or board space 
when compared to TRL standards. The process of calibration is also simplified in terms 
of time and repeatability of measurements with the help of automatic prober systems 
when the standards have the same foot prints. However, if the definitions do not 
accurately model for the standards behavior throughout the operating bandwidth it can 
result in erroneous data. Another risk is that when the definitions are not accurate enough, 
the outcome of the calibration can be deceiving; in the sense that the results after 
calibration might match well with the definitions but will produce inaccurate S-parameter 
measurement of DUT.  
 The Line-Reflect-Match (LRM) calibration [4] evolved combining the 
advantages of TRL and SOLT algorithms. The reference impedance of the calibration is 
the impedance of the match standard. This results in an accurate low frequency 
calibration. But with increase in frequencies the accuracy deteriorates if the complex 
behavior of load is not well defined. It is verified from both SOLT and LRM where the 
calibration accuracy depends on the definition of standards, the main error factor with 
increasing frequency is because of the load standard. The load is usually modeled as a 
resistor circuit. Some loads however exhibit more complex behavior with increase in 
frequencies. Hence it is becomes important that the load is well defined over the entire 
desired frequency range. NIST suggested LRM* to compensate for the variations of the 
load based on the TRL measurement of the load. This improves the accuracy of the 
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calibration at higher frequencies but retains the low frequency problems of TRL. Another 
calibration algorithm with similar problem with the load was the Line-Reflect-Reflect-
Match (LRRM) algorithm. The method automatically calculates the inductance of the 
load, but assumes that the load is a simple RL model and hence is still inadequate at 
higher frequencies.  
Other attempts to increase the accuracy of calibration prior to the work presented 
here are mSOLT [5] and complex model SOLT [6]. The mSOLT method which uses the 
measured files after a TRL calibration as the standard definitions was verified to have 
TRL level accuracy at higher frequencies. But it carries over the low frequency problem 
of TRL as the definitions are basically measured files from TRL. As an alternative to this 
problem, and a precursor to the work presented here is cSOLT method. The method 
suggests that with complex models for the load and thru standards, the accuracy of the 
SOLT calibration could be made comparable to TRL calibration.  
 
1.3 Summary of Contributions  
The work documented here suggests that more (or rigorous) complex models for 
the lumped element calibration standards improve the accuracy of SOLT calibration over 
a broad-band frequency range. The proposed complex load model is a modification of a 
previously proposed NIST model. Its significance is verified from 40MHz – 65GHz. It 
has been verified that the RF performance of the load directly depends on the DC 
resistance of the load. This is utilized to SOLT calibrate multiple dies on a whole wafer 
without having to model for the load performance on each die on the wafer. The 
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importance of a thru line model that includes attenuation losses for calibration referenced 
at the probe tips has been verified. The thru equations suggested provide a fitting 
equation that compensates for the conductor and dielectric losses.  
The load and thru models have been verified on substrates with different 
dielectrics for validation. A custom LabVIEWTM program (cSOLT) which includes the 
complex models for load and thru in the SOLT calibration routine has been implemented 
as a modification of prior work. The fact that the calibration standards short, open and 
load could have some variations port to port is accommodated in the LabView program. 
The cSOLT algorithm can presently be done on two VNA’s, the Wiltron 360B and 
Anritsu Lightning. The program can also be used to shift reference planes after probe tip 
SOLT calibrations. A calibration comparison routine (Cal Compare) has also been 
implemented in the program where any two calibrations with similar frequency setup can 
be compared. The program is simple when compared to the NIST VERIFY© which 
requires two tier calibrations to generate the upper bound error graph. The proposed 
improved SOLT calibration is compared with TRL, conventional SOLT and mSOLT 
calibrations.  
 
1.4 Thesis Organization 
The thesis starts with a brief introduction of VNA architecture in Chapter 2. The 
chapter elaborates on the different error correction algorithms. Prior USF work to that 
presented here is also briefly introduced. The advantages and disadvantages to competing 
calibration methods are described. The 3rd chapter illustrates the significance to SOLT 
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calibration method and the reason as to why the SOLT method is selected for 
improvement. The complex models used for the standard definition are explained, with 
results that validate the models. The RDC variation with load and RF performance relation 
to RDC is illustrated. Chapter 4 explains on the custom calibration comparison method 
implemented in LabView to generate the upper bound error graph between any two 
calibrations. Verification of the proposed cSOLT is exemplified with probe tip and center 
of thru calibrations. The calibration is compared with TRL, ideal SOLT, mSOLT and 
LRM calibration techniques. Finally chapter 6 discusses conclusions and 
recommendations for future work. 
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CHAPTER 2 
REVIEW OF AVAILABLE VNA CALIBRATION TECHNIQUES 
 
2.1 Introduction 
 A two-port vector network analyzer (VNA) measures the ratio of the power levels 
of a signal transmitted from the input port to that reflected back to input and the power 
received at the output port.  Frequency range of operation can vary from near DC to high 
millimeter wave frequency ranges. VNA measurement errors may be random, drift or 
systematic errors. While random and drift errors cannot be removed from the system due 
to their innate nature, systematic errors can be removed. This is because, they are 
repeatable imperfections in the measurement system like impedance mismatch, leakage 
(or crosstalk), phase shift and loss caused by cable networks, and errors caused by the 
non-ideal directivity of couplers used in the VNA system.  Therefore it is important to 
calibrate out systematic errors before device measurement. This chapter briefs on the 
different calibration techniques available and error models used for correction to 
minimize the systematic errors.   The primary interest is in techniques applicable to on-
wafer calibrations (broadly defined to include hybrid board as well as semiconductor 
wafer calibrations) which is the focus of this thesis.  
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2.2 VNA Architecture 
S-parameters of active or passive devices under test are measured with a vector 
network analyzer. Figure 2.1 is a typical block diagram of a four channel VNA designed 
to process the magnitude and phase of transmitted and reflected waves from the analyzer.  
b1 a2
RF Source
a0 a3
DUT
LO Source
a1 b2
Port 1 Port 2
b3
IF
IF
Mixer
Mixer
Forward / Reverse
Switch Network
IF
b0
IF
Mixer
Mixer
 
Figure 2.1 – Typical Block Diagram of Vector Network Analyzer [7].  
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The RF source is set to sweep over a specified bandwidth and it can switch between 
the forward and reverse paths to excite port 1 or port 2 of the VNA. The switch network 
provides Z0 termination for the output port when one port is being excited. The incident, 
reflected and transmitted signals are separated from each other in forward and reverse 
directions with directional couplers. The four dual conversion channels convert the RF 
into fixed low frequency IF. Since these signals are in analog form, they are then detected 
and digitized using A/D converters [8].  
IF Section
Proc.
DisplayBPF A/D  
Figure 2.2 - IF Section of Typical VNA [7]. 
The digitized data is then used to calculate the magnitude and phase of the S-
parameters of the DUT. It is evident that with the errors induced due to directional 
coupler mismatch, imperfect directivity, losses and variations in frequency response, it is 
imperative that these errors are compensated using some error correction method.  
 
2.3 Error Correction and Related Terminology  
It is understood from the previous section that calibration and error correction 
algorithms are required to accurately measure a DUT. These algorithms are based on 
error model diagrams that represent the losses present in the measurement set-up. The 
vector error correction procedure accounts for the systematic errors present in the system. 
Calibration characterizes the systematic error terms by measuring known calibration 
standards and stores the data which is finally used for calculation of an error model that 
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relates to the inaccuracies in the system.  Error correction uses the “calibrated” error 
model to mathematically remove systematic errors from “raw” measured data sets. There 
are six different systematic errors for reflection and transmission that are taken care of in 
any error model diagram. They are directivity, source and load match, isolation and 
frequency tracking errors. 
2.3.1 Directivity 
2.3.2 
2.3.3 
 
It is defined as the vector sum of all leakage signals that appear at the input of the 
network analyzer. The leakage signals are induced due to the fact that there is not enough 
isolation between the incident and reflected waves. It also includes the residual effects of 
cables and adapters between the measurement plane and instrument and affects the 
reflection measurements of the DUT.  Referring to Fig. 1, imperfect directivity accounts 
for the fact that there will be a signal at port b0 even if a perfect non-reflecting load is 
connected as the DUT.  
Source Match  
It is defined as the vector sum of signals present at the input of the network 
analyzer due to its inability to maintain a constant power at the input of the test device. 
The uncertainty is created when the impedance of the source does not match the required 
input impedance of the ports to be connected to the DUT (e.g. 50 ohms).  
Load Match 
It is the vector sum of all signals present at the input to the analyzer when there 
are impedance mismatches between the output of the DUT and the input to the VNA. 
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These errors are significant when the device under test is highly reflective resulting in 
transmission errors. 
2.3.4 Isolation 
2.3.5 
 
It is the vector sum of signals appearing at the network analyzer detectors due to 
crosstalk between the reference and test signal paths. It also includes the signal leakage 
between the RF and IF sections and results in lossy transmission measurements.  
Frequency Tracking   
It is defined as the vector sum of measurement variations in magnitude and phase 
of the frequency response of the signal. This error results in losses in both reflection and 
transmission measurements.  
The error correction procedure involves correcting for the error co-efficients 
defined above and thus measure the actual S-parameters of the device under test. The 
correction algorithm is designed according to the number of ports in the DUT.  
Accordingly, there are one port, two port and four port calibration algorithms available. 
The work described here focuses on two port calibration algorithms.  
 
2.4 Error Correction and Models 
This section briefly discusses the different calibration techniques available to 
measure devices under test with the error models they use for correction. There are two 
types of error correction; one port and two port calibration algorithms. Multi-port 
calibrations use the same type of calibration methods as the two ports. Since there is an 
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n*n (where n is the number of ports of DUT) S-parameter matrix a total of 3*n2 error 
terms to be corrected.   
2.4.1 One Port Calibration 
A one port calibration method is used to obtain the reflection only S-parameters 
of a test device or to measure a one port device. This type of error correction corrects for 
three systematic errors, namely the directivity, source match and reflection tracking [9]. 
The correction strategy adopted is to measure three known calibration standards, such as 
the short, open and load and generate three simultaneous equations to solve for the three 
errors. The equations are obtained from the error model diagram (signal flow graph) for 
the one port measurement setup (Figure 3). 
a1 1
ES
ET
ED S11
aS11m
b1
 
Figure 2.3 - One Port Error Model. 
ED – Directivity error; ES – Source match error; ET – Reflection Tracking; 
S11a (Γa) – Actual S-parameters of the device;  
S11m (Γm) – Measured S-parameters of the device  
Solving the signal flow graph for b , three equations with three unknowns are 
obtained. The error so-efficients are then calculated and the measured data is corrected. 
1/1 a
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ED Γ1a Γ1m⋅ ES⋅+ ∆E Γ1a⋅− Γ1m
ED Γ2a Γ2m⋅ ES⋅+ ∆E Γ2a⋅− Γ2m
ED Γ3a Γ3m⋅ ES⋅+ ∆E Γ3a⋅− Γ3m  
where, 
∆E ED ES⋅ ET− . 
2.4.2 Two Port Calibration Methods 
A two port calibration corrects for the major systematic errors in both forward and 
reverse directions. The calibration algorithms developed account for these systematic 
errors using two port error models. According to the number of the systematic errors, that 
is six terms each on forward and reverse directions, a 12-term error model accounts for 
all the errors in a measurement system. However, it is not essential that all these 12 terms 
be used for correction; because the error co-efficients defined with a reduced error model 
(8-term) can take care of the most important errors in a measurement system with a few 
assumptions. When the switching network is assumed to be a perfect switch, the 12-term 
model can be reduced to an 8-term error model, by eliminating the leakage terms. This 
condition is valid, when it is assumed that all the four measurement channels are on the 
DUT side of the switch. Apart from the standard set of systematic errors, leakage and 
coupling associated with microwave probes also exists. The 16-term error model is an 
elaborate model that accounts for all these errors. Since the VNA does not support 16 
error terms it is required that it is converted back to 12 terms before being to sent to the 
VNA after an offline calibration. Each of the error models is used for different calibration 
techniques according to the number of error co-efficients it can compensate.  
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2.5 Calibration Techniques  
2.5.1 SOLT Calibration 
A Short-Open-Load-Thru (SOLT) calibration uses 12-term error models to 
correct for error co-efficients. The technique uses known calibration standards with the 
short, open and load taking care of the reflection measurements and the thru line for the 
transmission measurements. The comparison of the measured and the ideal data for each  
standard result in calibrating out the errors present in the system. A total of 12 error terms 
with six on forward and reverse directions complete the calibration [3].  
The error models account for all the systematic errors discussed in section 2.3. 
The error co-efficients are listed in Table 1. The signal flow graphs (error model 
diagram) are solved for the error co-efficients, and with the solutions the actual S-
parameters of the test device are characterized. Figures 4 and 5 show the error models in 
the forward and reverse directions. 
DUT
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b0
1
EDF
ERF
ESF
a1
b1 a2
b2
S21
S11
S12
S22 ELF
ETF b3
Port 1 Port 2
 
Figure 2.4 - 12-Term Error Model Forward Direction. 
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Figure 2.5 - 12-Term Error Model Reverse Direction. 
 
The error terms directivity, reflection tracking and source and load match are 
calculated from the equations quoted in section 2.4.1 with the short, open and load 
measurements. 
Table 2.1 - Error Model Description. 
Forward Error Terms Reverse Error Terms 
EDF – Directivity EDR – Directivity 
ESF – Port 1 Source Match ESR – Port 1 Load Match 
ERF – Reflection Tracking ERR – Reflection Tracking 
ELF – Port 2 Load Match ELR – Port 1 Load Match 
ETF – Transmission tracking ETR – Transmission tracking 
EXF – Isolation  EXR – Isolation 
 
The transmission error terms are calculated from the thru line measurement. 
Often, the isolation term is ignored with the assumption that the network analyzer has a 
switch with perfect isolation.  For on-wafer calibrations, it is common that the cross-talk 
between the probes is more significant than the leakage through the internal switch.  
Because the probe-to-probe crosstalk varies, in general, with probe horizontal spacing 
and the structure of the device-under-test, it is usually recommended that the isolation 
correction be omitted for on-wafer calibrations [7].  
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It is also due to the fact that since the cross talk measurements are carried out near 
the network analyzer’s noise floor, it is very likely that noise could be introduced into the 
system [10]. But when included in the calibration, it is carried out by placing test devices 
on each of the ports of the VNA and terminating the devices on the other end with loads.  
Despite the wide-spread popularity of the TRL calibrations discussed below, 
SOLT calibration has some real advantages for on-wafer calibrations [11]. The main 
advantage is that it can use a compact set of space conservative standards that can reduce 
the cost and time required to fabricate and calibrate with. When the standards are 
designed with the same footprint size, an automatic probe station can further simplify the 
calibration process. Since this calibration technique is available in the firmware of almost 
all the vector network analyzer families, it can be performed with any commercial 
analyzer. It is accurate at low frequencies where the standards are well defined and with 
better definition (i.e. models) of standards, the frequency bandwidth of the calibration 
could be extended to higher range.  
The major drawback of a SOLT calibration is that it may not be accurate at higher 
frequency ranges. This is because the models used to represent the SOLT standards in 
common firmware are not always adequate. Hence, it is important that the models used 
for the standards describe its behavior up to the desired frequency range. In addition to 
the short, open and load models, this statement applies also to the thru standard, when it 
is of non-zero length It is therefore required that there is a complete knowledge of the 
standards used prior to calibration.  
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2.5.2 TRL Calibration 
Thru-Reflect-Line (TRL) calibration is a 2-port calibration algorithm that uses a 
thru line, open/short and a line standard to perform the error correction [1]. The 
calibration came as a solution to problems encountered with – terminating two six ports 
with equal impedances, in the case of TSD algorithm [12][13] and the procedure where 
the characteristic impedance of the calibration depended only on the dimensions of the 
transmission line [14]. It also eliminates the need for a known reflection (short) as the 
reflection standard. The remaining requirement is that the “reflect” standard must be the 
same on each of the two ports.  
The requirements for a TRL calibration are –  
1. Thru line – a piece of transmission line that will help set the reference plane. It could 
be a zero or non-zero length line. 
2. Reflect – reflection co-efficient magnitude need not be known, but symmetric at both 
the ports and the phase known to within 90 degrees. 
3. Line – characteristic impedance of the line establishes the reference impedance (Z0) 
of the calibration. The optimal length of the line is 90 degrees relative to the thru line. 
4. Knowledge of the Z0 of the line standard – This can be obtained in multiple ways.  
One method, developed by NIST, uses a combination of the effective dielectric 
constant (a byproduct of TRL calibration), and low frequency measurement of a pair 
of load standards [15].  
With the calibration standards defined as above, the useable bandwidth of the 
calibration [16] is approximately the ratio 8:1 (frequency span/start frequency).  Multiple 
delay lines can be used to cover more than one such bandwidth, and accommodation for 
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same is typically available in built-in VNA calibration algorithms.  Because the user 
specifies the frequency range for which each delay line is to be used, there are often 
noticeable bumps or discontinuities at the break points.  
A much-improved multi-line TRL algorithm (MultiCal) was developed at NIST 
[16]. Implemented in a program called MultiCal, the algorithm used a weighted 
averaging of calibration coefficient calculations from the multiple delay lines and 
determines a linear covariance matrix that reduces the overall error when computing the 
calibration co-efficients. With each of the calibration constants determined in a linear 
manner, the method provides an optimal, minimum variance estimate of the constants 
with assumptions based on the nature of the errors and their correlation [17].   The NIST 
algorithm also accommodates reference plane translation, using a knowledge of the 
complex propagation constant (calculated by MultiCal’s TRL algorithm), and reference 
impedance correction, given a knowledge of the complex Z0.  
The original TRL algorithm uses the 8-term error model (Figure 6) for correction. 
The 8-term model can be converted into the 12-term model that is in-built in the VNA, by 
adding switch term measurements. The switch term measurement aids in measuring the 
response of the entire system from the within the network analyzer; thus accounting for 
the forward and reverse model constants of the 12-term error model [17]. Once the switch 
terms are measured, the 8-term model is converted to the 10-term model without 
isolation.  
The fact that multi-line TRL calibration uses multiple delay lines to account for a 
wide frequency bandwidth and presents the best estimate of calibration constants makes it 
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the most accurate TRL algorithm available. However, it has some limitations that prevent 
broadband measurements of devices after calibration. 
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Figure 2.6 – 8-Term Error Model. 
The design rule for delay lines is that the electrical lengths of the lines should be 
around 90º for the frequency band of the line and never approach 0º and 180º. As a rule 
of thumb, it is designed to be between 20º and 160º [18]. The requirement of multiple 
delay lines to cover a broad band of frequencies can result in a lengthy calibration 
procedure and, for on-wafer probing that require footprint contact, the horizontal spacing 
of the probes (contact footprint) changes during calibration.   This horizontal movement 
is not ideal for auto-probing systems and also results in cable flexure that can cause phase 
induced calibration errors at high frequencies. 
Another disadvantage is that at lower frequencies, such as less than 2GHz, the 
line lengths become too large for practical wafer fabrication and probe station use.  The 
result is that without appropriately long lines there are usually low frequency ambiguities 
in TRL-based measurement of devices. In effect, the characteristic impedance of the line 
cannot be determined accurately, thus leading erroneous reference impedance for 
measurement of the test devices.  Compounding the long line requirement is that, due to 
the skin effect,  the characteristic impedance often becomes complex (i.e. has a 
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significant reactance) and increases rapidly at low frequency with the thin films typically 
used in planar microwave circuits [15]. 
2.5.3 LRM and LRRM calibration 
The Line-Reflect-Match (LRM) calibration evolved to circumvent the 
disadvantages of both TRL and SOLT algorithms. It uses the same principle of error 
correction and error model (8-term) as that of TRL [4]. It differs from TRL in the fact 
that it uses an impedance match standard (assumed perfect in original method) on each of 
the ports instead of the line standards. The thru and reflect standards are similar to that 
used in TRL.  
The main advantage to LRM is the number of standards required for the 
calibration [19]. Since there is not much variation with the length of the standards used, 
the probe placement error with immovable probes is minimized. With fewer standards, 
accuracy comparable to TRL could be obtained. The major advantage of LRM is the 
higher accuracy of LRM at lower frequency ranges. This is due to the fact that, at these 
frequencies, the match which sets the reference impedance is accurately defined. But as 
frequency increases, this turns out to be the disadvantage. This is because, the match 
standard is ideally set to the DC resistance of the load; but with increase in frequencies, 
the loads become more complex (more on this later in this thesis) and hence do not define 
the standard well resulting in high frequency ambiguities.  
As a solution to this problem, modified LRM (LRM*) was developed at the 
NIST.  LRM* uses a Z0 corrected TRL measurement of the load match standards, which 
define the Z0 of the LRM calibration, to correct the LRM calibration for the non-ideal 
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nature of the load match standards [20].   In doing so the loads are assumed symmetrical; 
which is often, but not always a good assumption.  The algorithm fails at whatever low 
frequency the TRL calibration used to measure the load standards fails.   
The LRRM calibration was a slightly different version of LRM. It used a line, two 
unknown reflects and a match standard. The match standard is defined at one of the ports 
and is not required to be a perfect match. With the load measured and defined at one port, 
it was predicted that any errors that can arise with misalignment of the match standards at 
both ports and any discrepancies in load resistance (deviation from 50 ohms) could be 
eliminated [21]. The calibration uses both the open and short as reflect standards for the 
error correction. The downsides to this technique are that the match was modeled with a 
simple RL model and hence may not represent the load at higher frequencies. Also, it is 
assumed that the loads connected to ports 1 and 2 are identical which is not always true. 
It was verified in the work presented that DC resistance of the load can vary from port to 
port for MMIC and hybrid MIC fabricated loads.  
2.5.4 16-Term Error Model for TRL and SOLT Calibrations 
The 8-term error model assumes that there is no leakage between the test ports 
and other components in the measurement setup. The 16-term error model (Figure 7) can 
be used for both TRL and SOLT calibrations, but the calibration usually has to be carried 
out with an offline calibration program that can extract the measured data to process the 
error co-efficients and send it back to the VNA as in the case of MultiCal for example. 
Once the co-efficients are calculated, they have to be converted to the 12-term model 
implemented in most current VNA’s. The error terms that are accounted for include 
 22
cross-talk, switch leakage, reflection leakage from DUT back to the transmission port, 
common mode inductance and others.  
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Figure 2.7 - 16-Term Error Model. 
 
2.6 Prior Work 
Prior to the work presented here, there were two variations of SOLT calibration 
algorithm worked on by the author’s research group and discussed next that was 
advanced to improve broadband on-wafer VNA calibration accuracy. 
2.6.1 mSOLT Calibration 
The measurement-based SOLT calibration routine advanced by Michael Imparato 
[5] depends on measurement based definitions of standards for calibration. For this 
method, the approach is to measure the SOLT standards, based on an accurate Z0 
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corrected TRL calibration. SOLT calibration is accomplished using the measured data for 
the standards used as calibration definitions.    
One problem with this calibration is that since it depends on the TRL calibration 
data for definition of standards, the low frequency errors of TRL is transferred to the 
SOLT calibration. However at higher frequencies, the accuracy is comparable to TRL. 
Another problem with this method is the inconvenience of storing and retrieving 
measured data file definitions for standards. Hence the calibration process could become 
unwieldy when dealing with large number of calibration sets. The calibration is 
accomplished with software supplied from Anritsu. In this prior work, the 
characterization file was generated from a program called Wafer characterization1  and 
the calibration itself was completed Wafercal1. The present work implements mSOLT 
along with cSOLT (described next) in a new LabVIEW [22] program.  
 
2.6.2 
                                                          
SOLT Calibration with More Complex Load and Thru Models  
With the problems encountered with mSOLT, an easier approach to accurate 
calibrations was suggested with equivalent models for the calibration standards. The most 
important error inducing factor in a SOLT calibration is the load standard. This topic was 
taken on by Peter Kirby [6] in his thesis that further proved the validity of mSOLT, and 
developed a new software routine that tried to overcome the shortcomings of mSOLT 
related to its cumbersome measurement file definitions for calibration standards.  Kirby 
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1 The Wafer characterization and WaferCal programs were initially implemented by Dr. Don Metzger, an 
Anritsu Consultant. 
suggested and proved that with accurate modeling of the load standard in a SOLT 
calibration, the accuracy could improve.  
The accuracy of SOLT calibration was thus improved and was better than TRL at 
lower frequencies. However, it was not comparable to the same at higher frequencies in 
all cases where non-zero thru lines was involved. Hence it was suggested that with a thru 
model that accounts for the losses in the transmission line, the accuracy could improve.  
The importance of thru modeling was demonstrated with examples, but stopped short of 
implementing a thru model in the very useful LabVIEW program “BullCal” developed to 
implement the SOLT algorithm, with improved load standard modeling.   
One of the contributions of the present thesis is adding the modeling of non-zero 
length thru lines to the algorithm previously developed.  Another contribution is 
demonstration of another idea suggested by Kirby, that the adjustment of load model 
resistance using a dc measurement can account for unavoidable fabrication variations in 
load resistance due to wafer processing. The LabVIEW program begun by Peter Kirby 
has been enhanced in a number of other ways to be discussed in future chapters. The 
resulting calibration algorithm that allows for more complex load and thru models to be 
used is called cSOLT in this thesis.  
 
2.7 Chapter Summary 
The basics of vector network analyzer were discussed with a block diagram. The 
concept behind error correction and related terminologies were briefly reviewed with an 
introduction to types of error corrections. The different calibration techniques like SOLT, 
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TRL, LRM and LRRM were discussed, with the error models they apply for correction. 
The advantages and disadvantages of each technique were analyzed with suggestions to 
improve on the drawbacks. TRL is generally considered most accurate high frequency 
calibration. LRM and LRRM are derived TRL and allows a compact calibration set but 
may not adequately represent the load standard. mSOLT reproduces TRL using compact 
set of transfer standards but also carries the low frequency problems of TRL and is 
cumbersome to use due to measured data file representation of standards. Finally the 
prior USF work that leads to the work presented here was discussed briefly. The complex 
model SOLT algorithm overcomes the drawbacks of these standards. The present work 
builds on and refines the prior USF work and the associated LabVIEW software program. 
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CHAPTER 3 
ACCURATE MODELS FOR SOLT CALIBRATION STANDARDS 
 
3.1 Introduction 
This chapter explains the proposed accurate complex models that represent the 
SOLT calibration standards over a broad-band frequency range. The reason as to why 
SOLT calibration algorithm was chosen for improvement was explained in the previous 
chapter. Of the different error correction procedures, though TRL is considered to be the 
benchmark high frequency calibration, its accuracy at the lower frequency range 
(typically less than 1GHz) is questionable. It is augmented by the fact that it requires 
more than one delay line to account for the broadband frequency bandwidth results in a 
time consuming calibration. Also, more number of standards entails a significant amount 
of real estate.  
Other calibration techniques like SOLT and LRM are not as accurate as TRL at 
higher frequencies because the calibrations depend on ideal or symmetric standard 
definitions even though they use a compact set of standards and are easy to calibrate.  
Nevertheless, it has been suggested that the SOLT calibrations can have TRL accuracy 
with accurate modeling of the calibration standards. This chapter illustrates the complex 
models used in SOLT calibration to improve broad-band accuracy. 
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3.2 Issues with SOLT Calibration 
It is known that the SOLT calibration routine depends on definitions of the 
standards. Almost all the VNA firmware has the SOLT calibration option loaded 
internally. The VNA provides conventional models for the definition of the calibration 
standards. The open is described with a capacitance, inductance a short, the load a series 
RL model and the thru line with a lossless ideal transmission line. At lower frequency 
ranges where these definitions are appropriate, it is verified that the calibration is very 
accurate. However as the frequency bandwidth of the calibration extends to higher 
frequencies, the ideal models used may no longer be good enough to account for the 
behavior of these standards. Thus, although the calibration technique has quite a few 
advantages in terms of space conservative standards and a calibration that is easy to 
perform, the technique required improvement to obtain a broadband accurate calibration.  
As an effort to increase the accuracy of the calibration, there has been prior work 
at the USF. The first one used measured data files from a TRL calibration for the 
definitions (by Mike Imparato [5]). This has the TRL limitations at the lower frequencies 
as it uses TRL data to define standards. Hence an improved SOLT calibration with 
complex models that account for the high frequency behavior of the standards was 
suggested previously by Peter Kirby [6]. The work was done as far as implementing a 
complex load model and emphasized on the need for a thru model. However the model 
needed more improvement, which is dealt with in this chapter in detail. The following 
sections in the chapter illustrate the complex models used for the calibration standards. 
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3.3 Verification Substrates 
The accuracy of the models and calibration is verified on five substrates. The 
verification has been established on different substrates, to validate the calibration with 
complex models for any substrate. The substrates however have either CPW or microstrip 
lines with typical transmission line design. Substrates modified essentially for low loss or 
with non-typical transmission lines have not been analyzed and is beyond the scope of the 
thesis. The substrates used for the thesis are briefly explained below and the respective 
substrate diagrams are illustrated in Appendix A. 
1. ITT (now M/A-Com) GaAs microstrip – 100um thick microstrip substrate. The 
design was basically done by Mike Imparato as a part of his Master’s thesis. The 
substrate has both TRL and SOLT standards with center of thru lines and an offset 
from half thru. The center of thru lines have been explored for the work presented 
here. The frequency range of measurements is from 0.04-65GHz. 
2. GGB CS5 – 635um thick Co-planar waveguide (CPW) substrate. The calibration 
substrate has true probe tip transmission lines for calibration. The frequency range of 
interest is 0.04-65GHz. 
3. Jmicro – 125um thick microstrip substrate. The calibration substrate is analyzed on 
the center of thru line plane and the frequency range of operation is 0.04-40GHz. 
4. FR4 – 14mil thick microstrip substrate. The FR4 substrate is particularly chosen to 
illustrate the compatibility of the complex model SOLT with on-chip resistors. The 
frequency range of concern is between 0.04-18GHz.  
5. M/A-Com Custom – 100um thick microstrip substrate. The calibration lines have 
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been designed in interest of demonstrating one of the highlights of the work 
presented. It helps to illustrate the accuracy of SOLT calibration with equal footprint 
standards over a broad-band frequency range (0.04-50GHz).  
 
3.4 Complex Models for Calibration Standards 
The concept of using complex models has been suggested before [6] and has been 
implemented in SOLT calibration algorithms. The models suggested however, needed 
more improvement. This section analyzes the inadequacy of the available models and 
hence validates the proposed complex load and thru models. The models were fit with Z0 
corrected TRL calibrated data taken over the desired frequency range using Agilent 
ADS™ [23]. These models were tested for verification for best fit over a broad-band 
frequency range on the different substrates described in the previous section. 
 
3.4.1 Open and Short Standards  
 
CZ0,γ,l
 
Figure 3.1 - Equivalent Circuit Model of Open Standard (Probe Tip Reference). 
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LZ0,γ,l
 
Figure 3.2 - Equivalent Circuit Model of Short Standard (Probe Tip Reference). 
 
The open and short standards are modeled with the ideal capacitance and 
inductance definitions. It has been verified with measurements referenced to the center of 
thru and probe tip planes that these models can define the standards well over a broad 
band of frequencies. When the measured data is with respect to the probe tip plane, then 
the models include an offset line length L and impedance Z0 as seen in figures 3.1 and 
3.2. The ideal models (Figure 3.1, 3.2 without line) fit the phase variations of the 
measured standards adequately over the frequency range. This is evident in the figures 
3.3 - 3.6 that show results of open and short after a probe tip TRL calibration on a GGB 
CS5 substrate. In the case of GGB CS5, where the offset length is 75um, the line length is 
neglected since it is a small length of line and a direct optimization of C and L is chosen. 
The variations in the magnitude of the standards were considered negligible. However, 
this did not affect the accuracy of the calibration and hence the simple model for the open 
and short were assumed.  
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Figure 3.3 - Magnitude of Measured versus Equivalent Model of Open Referenced at 
Probe Tip on GGB CS5 Substrate. 
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Figure 3.4 - Phase of Measured versus Model Equivalent Model of Open Referenced at 
Probe Tip on GGB CS5 Substrate. 
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Figure 3.5 - S11 Magnitude of Measured Data versus Equivalent Model of Short 
Referenced at Probe Tip on GGB CS5 Substrate. 
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Figure 3.6 - S11 Phase of Measured Data versus Equivalent Model of Short Referenced 
at Probe Tip on GGB CS5 Substrate. 
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3.4.2 Load Standard Model 
After a careful study on the variations of a load (resistor), it was realized that it 
was important that a more complex model be used instead of the commonly used series 
RL model for many popular applications. Thus the need for a more complex model that 
accounts for the variations with frequency was emphasized after analyzing the existing 
models. The existing NIST model is illustrated and compared with the suggested model 
which is verified with CPW, microstrip and on-chip resistors fabricated on various 
substrates. 
3.4.2.1 NIST Load Model 
NIST proposed a complex model for the load standard used in the SOLT 
calibration [24]. The model (Figure 3.7) originally demonstrated for CPW loads included 
the capacitance to ground effect (C) that is significant at higher frequencies along with 
the series RL model ideally used.  
 
C
RDC L
 
Figure 3.7 - Equivalent Circuit NIST Model for CPW Load Standard. 
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 It is verified that the model fit the real part of the load impedance quite well 
though there are a few discrepancies towards DC due to the reason that TRL fails at 
lower frequencies. However, the imaginary impedance (Figure 3.11) of the model did not 
track well with the measured data as frequency increased. The graphs (Figure 3.10, 3.11) 
shown are center of thru TRL measured load data on the ITT microstrip GaAs substrate. 
3.4.2.2 Proposed Complex Load Model 
 The previously suggested model (Peter Kirby [6]), provided a good model 
in terms of the fit with the measured data. However the model is questionable with 
respect to physical plausibility. The resistance R added in series with the capacitance to 
ground (figure 3.8) did not have a physical significance and hence an improved model 
with better physical significance was sought. 
C
RDC L
R
 
Figure 3.8 – Equivalent Circuit Model for CPW Load Standard Suggested in [6]. 
 
 
The alternative load model suggested [25] in this work accounts well for the high 
frequency parasitic effects in the load. The load models are derived such that they fit high 
frequency TRL data, but smoothly transition to the DC resistance at low frequencies. The 
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model is also used to fit each of the ports separately since the dc resistances of the ports 
varied independently as in some cases like the ITT GaAs substrates. The advantage of 
this complex model is that though most of the commercial substrates are laser trimmed 
and well fabricated (hence negligible variation in load impedance with frequency), there 
are many cases where the load is not so well behaved. 
Figure 3.9 shows the proposed complex load model. The model is essentially an 
improved variation of the existing NIST model. The DC resistance of the load is 
represented as RDC; the series inductance of the load L and capacitance from signal to 
ground C. Apart from these parameters, it also includes the gap capacitance that exists 
between the signal line to the via pad and inductance to the ground through the via. 
Figure 3.10 shows a microphotograph of an ITT GaAs microstrip load. When modeling a 
CPW load, the via inductance is zeroed in the model since the CPW transmission line 
structure does not have a via.   
 
C
RDC L
Cg
Lvia
 
Figure 3.9 – An Improved Equivalent Circuit Model for Load Standard (Microstrip). 
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The load model was first verified with ITT GaAs microstrip loads (Figure 3.11, 
3.12). Table 3.1 gives the simulated values of the parameters used in the model for ITT 
GaAs loads under test. To validate the physical significance of the model, the values 
obtained after simulation were tested mathematically. The inductance of the load and 
capacitance to ground were calculated with LINPAR© (program that calculates matrix 
parameters for transmission lines). The parameters are calculated treating the load as a 
transmission line. The load inductance and capacitance to ground are found to be 48pH 
and 18.3fF respectively. The gap capacitance is a low value as expected. This capacitance 
represents the combined coupling through the air to the pad on top of the ground via, as 
well as coupling through the substrate to the conical shaped via below the load (which is 
more significant).  
When the load is optimized with a series RL model, the value of the series 
inductance is about 30pH. It is verified and illustrated (Section 3.4.2.3) that since the load 
impedance varies widely with frequency; the series RL model is not adequate to model 
the load. 
 
Figure 3.10 - Picture of GaAs Microstrip Load, Which the Complex Model Represents. 
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Table 3.1- Tabulation of Load Model Parameters and their Values from Simulation for 
Load Measured on ITT GaAs Microstrip Substrate. 
Parameters Significance Values 
Rdc DC Resistance of load 50.256Ω 
L Series Inductance  56.82pH 
C Capacitance from signal to ground 11.7fF 
Cg Gap capacitance 20.65fF 
Lvia Via Inductance 124.52pH 
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Figure 3.11 - Real Impedance of Measured Load vs. Complex Load Model at Center of 
Thru Reference. 
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Figure 3.12 - Imaginary Impedance of Measured Load vs. Complex Load Model at 
Center of Thru Reference. 
 
3.4.2.3 RDC Variation with RF Performance of Load 
 The advantage of the proposed complex model is that when compared to the 
available models, is its ability to track the DC resistance of the load at lower end and at 
the same time follow the load behavior at higher frequencies more accurately. It has been 
verified [26] that the RF performance of the load is directly related to the DC resistance 
of the load. The availability of a whole wafer (ITT GaAs microstrip) with multiple sites 
of the same die is utilized to perform this verification test. Different loads were measured 
on multiple sites of the wafer after a Z0 corrected center of thru TRL calibration. It was 
observed that the load impedances were not uniform with a DC resistance of 50Ω. 
Ideally, it is expected that the loads were all 50Ω. However due to various fabrication 
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issues (for example, resistivity and thickness tolerances), the load impedances had some 
reliability problems from die to die on the wafer (Figure 3.13).  
m2
freq=240.0MHz
S(2,2)=0.004 / -4.645
impedance = Z0 * (1.009 - j6.968E-4)
m3
freq=40.00GHz
S(2,2)=0.227 / 30.059
impedance = Z0 * (1.441 + j0.346)
freq (40.00MHz to 40.00GHz)
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Figure 3.13 - Reflection Co-Efficients of Loads for the 10 GaAs Loads Used, with 
Varying DC Resistances Between 49.5Ω To 52.5Ω on Smith Chart (Markers on 50.256Ω 
Load). 
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Figure 3.14 – Real Part of Measured (Left) and Model (Right) Load Impedance of 10 
GaAs Microstrip Loads with Varying DC Resistances between 49.5Ω To 52.5Ω. 
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Figure 3.15 – Imaginary Part of Load Impedance of 10 GaAs Microstrip Loads with 
Varying DC Resistances Between 49.5Ω To 52.5Ω. 
 
 
The real and imaginary load impedance of 10 GaAs microstrip loads in terms of 
measured and model data are plotted in Figures 3.14 and 3.15. It is clear from the graphs 
that the load impedance is influenced by the DC resistance which is seen to varying from 
die to die. The measured loads are fit with the load model shown in the previous section, 
adjusting for the respective DC resistances but making no changes to the other model 
parameters. This is shown in figures 3.16 and 3.17 where a load with DC resistance of 
52.045Ω is measured and matched with the RDC compensated model. Figures 3.18 and 
3.19 augment the fact that the load model can track well with RF performance of the load 
at both DC and the higher end. As a reminder, the model parameters are values obtained 
when optimizing for a 50.3Ω load. It is seen that the model can fit well with 52Ω and 
49.8Ω loads that are at least 1.5Ω different from the simulated load. 
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Figure 3.16 - Real Impedance of Measured Load vs. Load Model with Adjusted RDC of 
52.045Ω at Center of Thru Reference. 
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Figure 3.17 - Imaginary Impedance of Measured Load vs. Load Model with Adjusted 
RDC of 52.045 Ω at Center of Thru Reference. 
 
 42
0 10 20 30 40 50 60
Frequency [GHz]
40
50
60
70
80
90
100
110
R
ea
l I
m
pe
da
nc
e 
[Ω
]
49.8ohm Measured Load
Load Model Data
 
Figure 3.18 – Real Impedance of Measured Load vs. Load Model with Adjusted RDC of 
50.045 Ω at Center of Thru Reference. 
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Figure 3.19 - Imaginary Impedance of Measured Load vs. Load Model with Adjusted 
RDC of 50.045 Ω at Center of Thru Reference. 
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Figure 3.20 - Vector Error Difference of Loads Measured on the Whole Wafer and the 
Optimized RDC Compensated Model. 
 
The vector error difference between the measured loads and the respective RDC 
compensated models is plotted in figure 3.20. It is seen that the maximum worst case 
difference between the measured and model at 65Hz is about 5.5Ω. For a more complete 
analysis, 14 different loads were measured and the average vector error difference 
between the measured and model is plotted (Figure 3.21). This is compared with the 
series RL model that is available in the commercial VNA firmware as the equivalent 
model for the load standard. 
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Figure 3.21 - Average Vector Magnitude Error of 15 Loads Comparing the Different 
Load Model Conditions. 
 
The vector error from the proposed model is also compared with the NIST model. 
It is seen in the graph (Figure 3.15) that the proposed load model has an average error 
less than 4Ω throughout the frequency range. Though the NIST model can predict closely 
with varying DC resistance with a vector error difference is about 14Ω at 65GHz. The 
error through most of the bandwidth is about 8Ω. The series RL model however had the 
maximum error because the model is basically a straight with little variation with 
frequency. Thus the graph again highlights the fact that the complex model proposed is 
able to very closely the RF performance of the load even with increase in frequencies.  
As a final note, the importance of the adjusting for RDC is highlighted again with 
the figure 3.22. The plot shows the vector error differences for model versus measured 
data for the RDC varying and non varying cases. It is clear from the graph that if the load 
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is assumed to be 50Ω with no variation die to die, then the error between the measured 
and model is much more significant. The fact that the 50Ω model does not track with the 
lower frequency data towards DC is shown in the figure. It also highlights the validity of 
the improved load model by comparing the average deviation of the measured data with 
the NIST model. 
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Figure 3.22 - Comparison of Vector Error Difference between the Measured and Model 
With and Without Compensation for Varying RDC. 
 
3.4.2.4 Verification of Proposed Model on Other Substrates 
The complex load model was also verified with measured loads on other 
substrates. The versatility of the model is proved with measured loads on different 
dielectric substrates. The figures 3.16, 3.17 show results of measured load data on GGB 
CS5 wafer versus the model. It is seen in the graphs that there is not much variation of 
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load impedance with increase in frequency. This is because the GGB loads have been 
well fabricated and laser trimmed thus producing a god 50Ω load. The on-chip resistor 
loads measured on 14mil FR4 boards are shown in figures 3.18 and 3.19. It is clear from 
the graphs that there is a good agreement between measured data and model. Tables 3.2 
and 3.3 give the values obtained after optimizing the model with the measured data for 
GGB CS5 and FR4 substrates. 
The compatibility of the model is also verified with microstrip parallel loads 
available on a GaAs substrate. The results (Figures 3.20, 3.21) indicate that the model is 
able to trace well with the measured data though they are different in physical structure. 
The discrepancies found towards the 40GHz in figure 3.20 is because the substrate did 
not have enough delay lines to account for the entire frequency bandwidth. The measured 
load with respective model data on the Jmicro 5mil and M/A-Com GaAs substrates are 
shown in Appendix A. Well fabricated and well behaved loads like that on GGB (Figure 
3.23-24) Jmicro (illustrated in Appendix C) substrates where the real part of the load does 
not vary too much and the imaginary part varies linearly with frequency, can be modeled 
with simpler complex load model. In most cases, the NIST load model can be used to 
model the measured load data. 
The series RL model was used to optimize the measured loads on all the 
substrates. In case of the commercial substrates, GGB CS5 and Jmicro where the loads 
have been well fabricated (close to 50Ω), the simple RL model could predict the load 
behavior over the frequency range. The inductance of the GGB load is about the same 
value as predicted by the specifications from GGB [27], which is -4pH. 
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Table 3.2 - Tabulation of Load Model Parameters and Their Values from Simulation for 
Load Measured at Probe Tip Plane (75um Offset Length) on GGB CS5 Substrate. 
Parameters Significance Values 
Rdc DC Resistance of load 49.9Ω 
L Series Inductance  10.99pH 
C Capacitance from signal to ground 6.4fF 
Cg Gap capacitance 0.19fF 
Lvia Via Inductance 0pH 
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Figure 3.23 - Real Impedance of GGB CS5 Load with RDC of 49.9Ω vs. Load Model at 
Probe tip Reference. 
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Figure 3.24 - Imaginary Impedance of GGB CS5 Load with RDC of 49.9Ω vs. Load 
Model at Probe Tip Reference. 
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Figure 3.25 - Real Impedance of 14mil FR4 Load with RDC of 49.75Ω vs. Load Model at 
Center of Thru Reference.  
 
 
 49
Table 3.3 - Tabulation of Load Model Parameters and Their Values from Simulation for 
Load Measured on 14mil FR4 Microstrip Substrate. 
Parameters Significance Values 
Rdc DC Resistance of load 49.75Ω 
L Series Inductance  689.05pH 
C Capacitance from signal to ground 28.4fF 
Cg Gap capacitance 18.4fF 
Lvia Via Inductance 0.829pH 
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Figure 3.26 - Imaginary Impedance of 14mil FR4 Load with RDC of 49.75Ω vs. Load 
Model at Center of Thru Reference. 
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Figure 3.27 - Real Impedance of Microstrip Parallel Load with RDC of 48.4Ω Measured at 
Center of Thru Reference. 
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Figure 3.28 - Imaginary Impedance of Microstrip Parallel Load with RDC of 48.4Ω 
Measured at Center of Thru Reference. 
 
 51
3.5 Thru Model Equations 
The VNA calibration algorithms like SOLT or LRM assume an ideal lossless 
transmission line model for the thru line standard. In reality, the thru line is lossy and the 
attenuation loss varies with respect to the substrate and conductor properties. With 
increase in frequency, issues such as radiation and surface wave effects become more 
significant, thereby increasing the attenuation constant at those frequencies. Thus it 
becomes necessary that the thru line be well modeled in terms of the propagation constant 
over the design frequency range. Prior to this work, [6] illustrates the importance of a 
complex thru line. The thru line behavior was illustrated with a TLINP model from 
Agilent ADS. In the work presented here, a set of equations that predict the nature of a 
thru line is derived and compared with the TLINP model. It is observed that the equations 
are able to trace well with the measured data and the model equations have been verified 
up to 65GHz. 
The thru line equations treats the transmission line as a lossy line and thus 
compensates for the losses. It is known that the propagation constant of a transmission 
line is represented as  
γ Α i β⋅+  
where A is the attenuation constant (dB/unit length) of the transmission line. The 
dielectric loss of the substrate and conductor loss of the metal are the two main factors 
that are generally significant in a thru line measurement. The other losses are either not 
too significant or cannot be modeled directly. The attenuation constant equation was thus 
designed to be dependant on the aforementioned losses. 
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The conductor loss of a transmission line is represented by the sheet resistivity of 
the line and is given by, 
Rs
π f⋅ µ⋅
σ  
where 
µ – Relative permeability (H/m) 
σ – Conductivity of the metal (S/m) 
f – Frequency (GHz) 
The dielectric loss is represented by the equation [28], 
αd
π f⋅ Q⋅ tanD⋅ εeff⋅( )
c  
where  
Q
εeff 1−
ε r 1−  
tanD – Loss tangent of the metal 
c – Velocity of light (m/sec)  
εeff – effective dielectric constant 
εr – dielectric constant 
The propagation constant of the line is given by, 
β
2 π⋅ freq⋅ ε eff⋅
C  
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The total attenuation constant α (in nepers) is represented as the following equation, 
)(* dca ααα +=  
The above equation includes a fitting factor a, which is multiplied with the total 
attenuation. This is because the equation uses simple approximations to estimate the 
losses and hence the total loss is underestimated. The objective while modeling for the 
thru loss was a simple equation, which can predict both microstrip and CPW losses. A 
complex equation that accounts the losses more specifically can accurately predict the 
losses. But this also increases the complexity of the SOLT algorithm when implemented 
in LabVIEW by increasing the computation time and memory to execute such equations. 
Thus an equation has been modeled to predict the behavior of the thru over a frequency 
range with minimum computation. It should also be noted that the thru equations are a 
good approximation for typical transmission lines and substrates.  
 The propagation constant of the thru line thus estimated is used to calculate the 
ABCD parameters which are then converted to S-parameters. The thru equation fit is 
verified on substrates with different dielectrics. It is suggested from verification that the 
thru equation holds good for typical microstrip and CPW substrates. The results on GGB 
CS5 and microstrip GaAs are shown in figures 3.22 – 3.29. The S-parameter 
measurements with their respective model fits with other substrates (M/ACom GaAs, 
Jmicro 5mil) are listed in Appendix A. It is clear from the graphs that the equations fit the 
measured data well throughout the frequency range.  
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Figure 3.29 - Reflection Co-efficient of 8390um Probe Tip Measured Delay on ITT GaAs 
Microstrip Substrate. 
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Figure 3.30 – S21 (dB) of 8390um Probe Tip Measured Delay on ITT GaAs Microstrip 
Substrate. 
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Figure 3.31 – S21 Phase of 8390um Probe Tip Measured Delay on ITT GaAs Microstrip 
Substrate. 
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Figure 3.32 - Reflection Co-Efficient of 500um Probe Tip Measured Delay on GGB CS5 
Substrate. 
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Figure 3.33 – S21 (dB) of 500um Probe Tip Measured Delay on GGB CS5 Substrate. 
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Figure 3.34 - S21 Phase of 500um Probe Tip Measured Delay on GGB CS5 Substrate. 
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Figure 3.35 - Return Loss (S11) (dB) and S21 (dB) for a 14mil FR4 Delay Line of Length 
1.1252cm Measured at the Center of Thru Reference. 
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Figure 3.36 – S21 Phase of 1.1252cm Center of Thru Referenced Delay on 14mil FR4 
Substrate. 
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It is evident from the above graphs that the thru line equations that are used to 
represent a lossy transmission line follow the behavior the measured data very well over a 
broad-band frequency range.  It is also clear from Figure 3.23, that the TLINP model 
does not adequately model the losses on the GaAs transmission line. The accurate 
definition of the transmission line when used in a SOLT calibration, improves the 
accuracy of the calibration to a great extent which would be elaborated in the next 
chapter. 
 
3.6 Chapter Summary 
 Rigorous models are described for improving accuracy in a SOLT calibration. The 
models were validated with measured data after TRL calibrations referenced at both 
center of thru and probe tip. The open and short standards were modeled with simple 
capacitance and inductance; while the load has a more complex model that can relate to 
the DC resistance of the load at the lower end and at the same time track with the high 
frequency parasitics. The fact that the thru line is lossy with increase in frequencies was 
highlighted and a lossy thru equation that compensates for the conductor and dielectric 
losses has been modeled. Finally, it is shown that the RF performance changes due to 
load fabrication variation can be addressed by “calibrating” or adjusting the load model 
with the measured DC resistance for a particular load with the proposed complex load 
model. 
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CHAPTER 4 
CALIBRATION COMPARISON TECHNIQUES 
 
4.1 Introduction 
The difference between S-parameter measurements made with respect to two 
VNA calibrations that are similar to each other is quite helpful in comprehending the 
advantages of one method over the other. The importance of the calibration comparison 
method is highlighted when the accuracy of calibrations have to be verified. Herein, 
where an improved SOLT calibration algorithm has been suggested, it becomes essential 
that the proposed method is compared with respect to the available techniques. This 
chapter expounds on the calibration comparison methods suggested by NIST [29, 31]. 
The two methods compute the difference between the error co-efficients of the 
calibrations of interest. The upper bound graph generated by the methods gives the 
maximum worst case difference between two calibrations when S-parameters of a device 
is measured after calibration. The theory behind the two tier calibration comparison and 
direct comparison of two calibrations are discussed. It also discusses the implementation 
of the latter method [31] in LabVIEW for the work presented with demonstration of an 
example result. 
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4.2 Calibration Comparison Methods 
4.2.1 Comparison with Two-tier Calibrations 
D.F. Williams and R.B. Marks of NIST [29] proposed a method to compare on-
wafer calibrations. The method uses TRL calibration as the benchmark calibration. The 
calibration whose accuracy is to be verified is the working calibration and is performed 
initially before the benchmark calibration.  
 VNA Port 1 [X]
Error Box 1
[T]
DUT Parameters
[Y]
Error Box 2
VNA Port 2
 
Figure 4.1- Cascade Matrix Representation of Instrument and DUT State during 
Measurements. 
 
The S-parameter measurement of any DUT with two-port VNA (Mi) is given by 
the product of three cascaded matrices as shown in Figure 4.1.  
Mi X Ti⋅ Y
→
⋅
                             (1) 
The Error box 2 or [Y] is represented as a reverse cascade matrix and is given by 
Y
0
1
1
0


 Y
1−⋅ 0
1
1
0


⋅  (2) 
The error box 1 [X] and 2 [Y] are calculated with measurements on calibration standards. 
Ti, the cascade matrix of a device i, is thus determined through the calibration procedure.  
 Assuming TA is the cascade matrix of a device measured with respect to 
calibration A, TB is the cascade matrix for the device measured with respect to the 
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benchmark calibration and TD is the actual cascade matrix of the device then a relation 
between the cascade matrices of the device can be derived. The cascade matrix from the 
initial calibration to be verified for accuracy should be ideally equal to the actual cascade 
matrix of the device if it as accurate as the benchmark calibration and is given the 
following relation, 
TA XB TB⋅ YB
→
⋅ XD TD⋅ YD
→
⋅  (3) 
 The process of calibration comparison is based on determining the XB and YB 
matrices. The calibration whose accuracy is to verified is the initial calibration A. The 
benchmark TRL calibration is then performed with respect to the calibration A. The two-
tier calibration is performed with the help of multi-line TRL calibration [2] implemented 
in software MultiCAL. The error boxes XB and YB are determined at the end of the step. 
 It has been illustrated in [30] that TRL calibration generally provides the most 
accurate representation of the device under test, when the lines and transitions used for 
calibration are also applied for the DUT, and when the reference plane is established at 
the center of the thru line. Hence, it results in the approximations, TB = TD for all 
matrices of TD and XB = XD and YB = YD. The matrices XD and YD thus represent the 
differences between measurements performed with respect to the working calibration and 
the benchmark calibration.  
 In practice there are some differences between two TRL calibrations. This is the 
result of random and repeatability errors present in the measurement system. The 
difference between the two calibrations under study is verified by plotting the upper 
bound error graphs that represent the worst case deviations [Sij – S’ij].  The difference 
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between the error co-efficients can be equated for maximum difference between the S-
parameters (explained in Section 4.3). 
 
4.2.2 Calibration Comparison with One-tier Calibrations 
The comparison method discussed in the previous section requires two-tier 
calibrations to establish the comparison. As implemented by NIST, it also requires that 
TRL calibration be the benchmark calibration for comparison. Thus when the focus is on 
comparing calibration methods other than TRL, the two-tier procedure does not produce 
a solution. R.B. Marks and others [31] at the NIST presented a technique for comparing 
any two similar calibrations with respect to each other. 
As quoted in the previous section, cascade matrix T1 of the device is calculated 
from the error matrices X and Y with enough number of measurements Mi for 
calculation.  
11111 )(**)( −−= YMXT r  (4) 
Assuming 12 term error models, X1 and Y1 is calculated from the calibration error 
co-efficients.  




−
−=
1
*1
Esf
EdfEsfEdfErf
X  (5) 
and 




−
−Γ−=
1
*
*)*1(* 21
Esr
EdrEsrEdrErr
Err
EdrEtfY  (6) 
where, 
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)(*2 EsrElfEdrErr
EsrElf
−+
−=Γ  (7) 
 When a second calibration is performed, the cascade matrix T2 is given by a 
similar relation as that of equation (4). 
12122 )(**)( −−= YMXT r  (8) 
Combining equations (4) and (8), 
YTXYYTXXT
rrr
**])(*[**]*)[( 211222111 ≡= −−  (9) 
The above equation (9) is the relation between the two cascade matrices that 
represent two different calibrations. The error box X and Y give the differences between 
the two calibrations and is the deviation between the measurements. When the two 
calibrations are identical, it is noted that the cascade matrices are equal with X and Y 
equal to the identity matrix. This is however the ideal case and two repeatability 
calibrations differ by a small degree due to the random errors induced into the system. 
The difference in calibrations is presented by the equation, 
)(**)( 2211 δδ ++= ITIT  (10) 
where, 
IX −=1δ ;  are the deviations from the identity matrix (I). IY −=2δ
 
4.3 Determination of Worst Case Deviations  
Upper bound error data is defined by the difference in S-parameters of a passive 
device that is measured with respect to two calibrations and is given by the worst case 
deviation between the measured S-parameters S1ij (with respect to the cascade matrix T1) 
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and S-parameters S2ij (with respect to cascade matrix T2). The worst case deviation is 
computed from two methods discussed above in a similar manner. 
The equations in the previous section (4.2.2) can be simplified by assuming an 
error less than 1. The assumption reduces the equation (10) to  
221221 ** δδ TTTT −+=  (11) 
The cascade T-parameters are then represented in terms of S-parameter to 
generate the error bound data. The conversion leads to the following set of equations 
which characterize the error bound for each of the S-parameters.  
)**1(* 11
1
2122
2
21
2
11
1
2221
1
21 SSSS δδδδ −−+−≈  (12) 
Equation (12) is modified to for 11 <<ijδ  and 12 <<ijδ . The inequality for the error 
bounds is then given by, 
1
2111
2
2122
1
22
2
11
21
21
1
21 ** δδδδ SS
S
SS ++−≤−  (13) 
1
2111
2
2122
2
22
1
11
12
12
1
12 ** δδδδ SS
S
SS ++−≤−  (14) 
1
21
2
11
2
212112
2
22
1
1111
1
1211
1
11 **** δδδδδ SSSSSS ++−+≤−  (15) 
2
21
2
22
1
212112
1
22
2
1122
2
1222
1
22 **** δδδδδ SSSSSS ++−+≤−  (16) 
 The error bounds can be further simplified when the DUT under consideration is a 
passive device with max|Sij|≤1 and when the reference impedance of calibration is real at 
each port. 
1
21
2
21
1
22
2
1121
21
21
1
21 δδδδε ++−≡≤−
S
SS
 (17) 
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1
21
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21
2
22
1
1112
12
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1
12 δδδδε ++−≡≤−
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 (18) 
1
21
2
21
2
22
1
11
1
121111
1
11 δδδδδε ++−+≡≤− SS  (19) 
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21
1
21
1
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2
11
2
122222
1
22 δδδδδε ++−+≡≤− SS  (20) 
 
4.4 Implementation and Verification of Comparison Algorithm 
 
 
Figure 4.2 - Screen Shot of Cal Compare Program Implemented in LabVIEW. 
 
The need to compare the proposed cSOLT calibration with TRL and other 
existing calibrations led to implementing the calibration comparison method discussed in 
Section 4.2.2. The method has been implemented with the help of LabVIEW. The 
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program can be used to compare any two calibrations directly from the network analyzer 
or read from the error co-efficients that are saved in a file. Figure 4.2 is a screen shot of 
the comparison algorithm implemented. The program also allows calculation of error 
bounds for passive or active device under test after calibration.  
The Cal Compare algorithm is verified with co-axial calibrations on co-axial   
OS-50 calibration standards. Front panel TRL, SOLT and sliding load SOLT calibrations 
were performed on the standards for verification of accuracy from 0.2 – 50GHz. The 
upper bound error graph that shows the maximum error for [Sij – S’ij] was plotted to 
compare the three calibrations. The availability of airlines that covered the frequency 
bandwidth for TRL calibration made it the most accurate calibration. Since the load in the 
SOLT calibration was not a broadband load, it exhibits the highest upper bound error. 
Nevertheless, with sliding load in SOLT calibration, the error was greatly reduced when 
compared to the ideal SOLT algorithm. The sliding SOLT (represented as SLSOLT in the 
Figure 4.3) calibration describes the load much better than the simple load. The load is 
measured at different positions and the reflection co-efficient at different points on the 
Smith chart is determined. Thus the load behavior is predicted more accurately when 
compared to a series RL model. However, after about 40GHz the sliding load also fails 
and the error becomes closer to ideal SOLT. The Figure 4.3 clearly shows the upper 
bound error data for the three calibrations with TRL repeatability as the reference for 
minimum error in the measurement system. 
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Figure 4.3 - Upper Bound Error Graph for TRL, SOLT, Sliding Load SOLT (SLSOLT) 
Calibrations Performed on OS-50 Co-axial Standards. 
 
 
4.5 Chapter Summary 
The chapter reviews the calibration comparison methods for analyzing the 
accuracy of S-parameter measurements of a DUT. Two types of calibration comparison 
methods are explained for upper bound error data calculations. The first method discusses 
the comparison of TRL algorithm with any other calibration whose accuracy is to be 
verified. The second method discusses comparison of any two calibration algorithms. 
Since in the work presented, there is need to compare the proposed calibration with the 
calibrations other than TRL, it led to the implementation of the LabVIEW program with 
the help of the second algorithm. An example graph illustrates results obtained for 
verification of different co-axial calibrations on OS-50 calibration standards.
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CHAPTER 5 
COMPLEX SOLT (cSOLT) CALIBRATION - IMPLEMENTATION AND 
ACCURACY VERIFICATION – GaAs MMIC SUBSTRATES 
 
5.1 Introduction 
In this chapter the improved SOLT (cSOLT) calibration is implemented with the 
complex load and thru models that have been discussed in Chapter 3. A significant 
improvement in the accuracy of SOLT calibration over a broad-band frequency range is 
achieved and this is attributed to use of the complex models. The improved SOLT 
algorithm is compared with TRL, measured SOLT (mSOLT) [5] and the conventional 
front panel SOLT calibrations. The term SOLT henceforth in this chapter refers to the 
conventional SOLT calibration. In this chapter, the comparison for verification of 
accuracy is established on the two custom GaAs MMIC microstrip substrates that were 
available – ITT GaAs designed at USF in 1999 and M/A-Com GaAs designed at USF in 
2003. The importance of the complex load and thru models in a SOLT calibration is 
highlighted with upper bound error graphs for center of thru and probe tip reference plane 
calibrations. This chapter deals with the two GaAs MMIC substrates that have been used 
for verification of accuracy in detail. 
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5.2 Complex SOLT Calibration and Verification of Accuracy 
As explained in the earlier chapters the disadvantage of SOLT when performed 
with presently available VNA calibration algorithms is due to the limitations with the 
models used to define the calibration standards. This may reduce the accuracy of the 
calibration at higher frequencies where the models do not adequately define the RF 
performance for commonly used planar standards. The fact that the definitions of the 
standards can vary from port to port particularly for the load is also not accounted for in 
the most calibration routines. Thus an offline calibration algorithm that accounts for the 
models and variations between the ports is required in order to improve the accuracy of 
SOLT calibrations. A LabVIEW program (an extension of the work done by former USF 
Student [6]) has been implemented for the purpose. The program also includes reference 
plane shifting after calibration to set the reference plane at any desired position while 
measuring a DUT. The calibration can be performed with Wiltron 360B (DC-65GHz) 
and Anritsu Lightning (DC-65GHz) VNAs. The Figure 5.1 shows the screen shot of the 
program. The program also allows using measured data files for standard definitions as in 
the case of mSOLT calibration method. The calibrations on the ITT GaAs substrates 
illustrated in this chapter are performed with the Anritsu Lightning. 
The improvement in accuracy is verified using the Cal Compare program 
implemented as part of this work which is described in Chapter 4. The method compares 
the error co-efficients after two similar calibrations and thus plots the maximum upper 
bound error graph. The comparison helps establish the maximum error between two 
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calibrations. The error is compared with the repeatability plot of two same successive 
calibrations to justify for the minimum error in the measurement system.  
 
Figure 5.1 - Screen Shot of cSOLT Calibration Algorithm Implemented With LabVIEW. 
 
5.3 ITT GaAs Microstrip Substrate  
The GaAs microstrip from ITT GaAsTEK (now part of M/A-Com) designed by 
Mike Imparato in 1999 [5], available as a whole wafer with multiple dies of the same 
standards was used for verification of accuracy with calibrations. When the S-parameter 
characteristics of the device under test are of prime importance, the calibration reference 
plane is then generally set at the center of the thru plane. This case corresponds to the 
zero length thru line case for which the complex thru model presented in Chapter 3 is not 
used. 
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5.3.1 TRL Calibration Data Verification – ITT GaAs Microstrip Substrate 
A TRL calibration is dependent on a few parameters that are essential to perform 
an accurate calibration. Factors like total number of lines with varied lengths used, 
characteristic impedance of the lines and estimate of the effective dielectric constant 
influence the accuracy of the calibration. Hence it is necessary that these factors are 
verified after a TRL calibration. 
The availability of a long enough delay line (8390um – total length) made it 
possible to obtain low frequency data that follows the DC resistance of the load. The 
frequency bandwidth over which a multi-line TRL calibration can be performed is 
described by the effective phase delay. It is desired the phase delay is close to 90° or 
ideally at least between 20° and 160° [2] so that the difference phase between two lines 
never becomes zero. This would result in a singular point in the solution to TRL 
algorithm. This can be avoided by using no more than 8:1 bandwidth for each line. The 
effective phase delay of the delay lines on the ITT GaAs (Figure 5.2) clearly shows good 
phase data (greater than 30deg) from about 1.5GHz.  
The effective dielectric constant (εeff) is one of the other parameter that is verified 
with a multiline TRL calibration. It is defined as the ratio of the actual capacitance of the 
dielectric to the capacitance when the dielectric is placed in air. The effective dielectric 
constant is used to treat propagation in a quasi-TEM transmission line. The effective 
dielectric constant is used to calculate propagation constant of the lines and hence is an 
important output of the calibration. Figure 5.3 shows the εeff in real and imaginary and is 
about 8.35 over the frequency range for the ITT GaAs microstrip substrate. 
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Figure 5.2 - Effective Phase Delay of Delay Lines on the ITT GaAs Microstrip Substrate 
after TRL Calibration. 
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Figure 5.3 – Effective Dielectric Constant (εeff) of ITT GaAs Microstrip Substrate in Real 
– Imaginary after Center of Thru TRL Calibration (Z0=50.9Ω @ 10GHz). 
. 
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The reference impedance of TRL calibration is ideally set to the characteristic 
impedance of the line. The reference impedance can be corrected to 50Ω by calculating 
for the capacitance of the line. The capacitance of the line can be calculated with the 
NIST CAPTM program [32]. It basically uses the load and effective dielectric constant 
measured at lower frequencies where the load is ideally a DC resistance and calculates 
the capacitance. The capacitance correction is included in the normal TRL calibration and 
thus the calibration is referenced to 50Ω. The characteristic impedance of ITT GaAs is 
plotted in Figure 5.4. 
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Figure 5.4 – Characteristic Impedance of ITT GaAs Microstrip Substrate in Real – 
Imaginary, after Center of Thru TRL Calibration. 
 
5.3.2 cSOLT – TRL Calibration Data Comparison 
The SOLT calibration standards were measured after the center of thru TRL 
calibration and modeled as discussed in Chapter 3. A cSOLT was performed with the 
standard definitions generated with the models fit to TRL data along with the DC 
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resistance measurements. The calibration standards were measured with respect to the 
TRL and cSOLT calibrations as a part of calibration check between the two methods. 
Figure 5.5 shows load measured after the two calibrations and the data shows a good 
agreement between the two calibration sets. The zero length thru line is then compared 
with respect to the calibrations. The after calibration reflection co-efficient of the thru 
line is similar and is well within 30dB through 65GHz for the two methods. The 
transmission co-efficient of the thru line in magnitude and phase also compare well with 
both the calibrations as seen in Figures 5.6, 5.7 and 5.8. 
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Figure 5.5 - Reflection Co-Efficient (S11 in dB) of Load Measured after TRL and cSOLT 
Calibrations on ITT GaAs Microstrip Substrate at Center of Thru Reference. 
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Figure 5.6 - Reflection Co-efficient of Thru Line Measured after TRL and cSOLT 
Calibrations on ITT GaAs Microstrip Substrate at Center of Thru Reference. 
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Figure 5.7 – Transmission Co-efficient of Thru Line Measured after TRL and cSOLT 
Calibrations on ITT GaAs Microstrip Substrate at Center of Thru Reference. 
 
 76
0 10 20 30 40 50 60
Frequency [GHz]
-0.15
-0.1
-0.05
0
0.05
0.1
0.15
Tr
an
sm
is
si
on
 C
o-
ef
fic
ie
nt
 (S
21
) [
D
eg
]
TRL
cSOLT
 
Figure 5.8 – S21 Phase of Thru Line Measured after TRL and cSOLT Calibrations on 
ITT GaAs Microstrip Substrate at Center of Thru Reference. 
 
5.3.3 Upper Bound Error Comparison – ITT GaAs Microstrip Substrate 
The cSOLT calibration is compared with TRL, mSOLT and SOLT calibrations. 
The comparison is made with respect to TRL and cSOLT calibrations as the reference 
calibration in Figures 5.7 and 5.8. The fact the cSOLT method is good at lower 
frequencies and behaves close to TRL at higher frequencies is highlighted with error 
bound graph where all the calibrations are compared with respect to cSOLT as the 
reference calibration (Figure 5.8). Note in Figure 5.8 that the cSOLT compares with 
SOLT at low frequencies, as desired and retains a low error at low frequency compared to 
TRL.  In contrast the low-frequency errors in the TRL reference cause all the calibrations 
to depict a high error at low frequencies in Figure 5.7. The absolute value of this rise in 
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error at low frequencies will vary depending on various factors impacting the quality of 
the TRL calibration standards (skin depth of metals used, length of longest line, etc.).  
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Figure 5.9 - Upper Bound Error between TRL, cSOLT, mSOLT and SOLT Calibrations 
with Respect to TRL as Reference on ITT GaAs Microstrip Substrate with Center of Thru 
Reference.  
 
The smaller graph plotted within the Figure 5.9 shows zooms into the low frequency 
range of the error bounds data. The TRL repeatability data and TRL versus mSOLT 
calibrations error bounds are high at these frequencies. The mSOLT technique depends 
on the TRL calibration measured data files for its definitions of standards. Thus the 
accuracy of the calibration follows with the accuracy of TRL which fails at the lower end. 
Note the raise in error at low frequency due to low frequency inaccuracies of the 
reference TRL calibration at lower frequencies. The cSOLT calibrations have minimum 
error at the lower frequencies when compared to the TRL and mSOLT calibrations. 
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Figure 5.10 clearly shows that the error bound for the ideal SOLT and cSOLT 
calibrations is negligible at the lower end of frequencies due to the reason that SOLT 
calibrations are accurate at lower frequencies. With increased frequency, SOLT method 
often loses accuracy, since the standards may not be defined accurately enough. 
However, with the cSOLT method where the standards are accurately defined, the error 
when compared is reduced to a great extent. Note cSOLT matches SOLT at low 
frequency and TRL at high frequency, as desired for a broad-band calibration. The 
zoomed in graph for the lower frequencies in Figure 5.10 highlights the aforementioned. 
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Figure 5.10 - Upper Bound Error Difference between TRL, cSOLT, mSOLT and SOLT 
Calibrations with Respect to TRL on ITT GaAs Microstrip Substrate with Center of Thru 
Reference.  
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5.3.4 Device Measurements w.r.t TRL and cSOLT Calibrations 
The accuracy of the cSOLT calibration is verified with S-parameter 
measurements of devices available on the ITT GaAs microstrip substrate. Two capacitors 
of values 0.03pF and 0.3pF were measured. Figure 5.11 shows the reflection co-efficient 
of a 0.03pF capacitor measured with respect to 50Ω Z0 corrected TRL and cSOLT 
calibrations. The vector difference (Magnitude(S11TRL – S11cSOLT)) between the two 
calibrations is also plotted to the right of the S11 graph in Figure 5.11. The measurements 
show good agreement between the two calibrations over the frequency range. Figure 5.12 
compares the transmission co-efficient of the capacitor measured with both the 
calibrations with the vector error difference in S21. It is clear from the plots that the 
difference between the two calibrations is less than 0.05dB in both the cases.  
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Figure 5.11 - S11 of 0.03pF Capacitor w.r.t TRL and cSOLT Calibrations (Left). Vector 
Error Difference between S11 from TRL and cSOLT (Right). 
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Figure 5.12 – S21 of 0.03pF Capacitor w.r.t TRL and cSOLT Calibrations (Left). Vector 
Error Difference between S21 from TRL and cSOLT (Right). 
 
Figures Figure 5.13 and Figure 5.14 show the S-parameter comparison of another 
capacitor (0.3pF) with their respective vector error difference graphs. It is verified that 
the vector difference between the two calibrations is less than 0.04dB. It is clear from the 
graphs that illustrate the difference between S-parameters that it less than the upper 
bound graph plotted in the previous section as expected. 
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Figure 5.13 - S11 of 0.3pF Capacitor w.r.t TRL and cSOLT Calibrations (Left). Vector 
Error Difference between S11 from TRL and cSOLT (Right). 
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Figure 5.14 – S21 of 0.3pF Capacitor w.r.t TRL and cSOLT Calibrations (Left). Vector 
Error Difference between S21 from TRL and cSOLT (Right). 
 
5.3.5 Accuracy Verification with Multiple Copies of Calibration Sets - RDC 
Variability  
The relation between DC resistance of load and RF performance has been 
discussed in Chapter 3. Since the RF performance (load impedance) is directly dependent 
on the RDC of the load, a best practice strategy for calibrating over multiple dies on a 
whole wafer is suggested.  
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The short, open and complex load with thru equation models are established on 
one of the dies based on measured data after Z0 corrected TRL calibration. It has been 
verified that the load is the one calibration standard in SOLT that varies from port to port 
and wafer to wafer. Chapter 3 illustrates good agreement between the measured and 
model when the DC resistance of the different loads in the models was adjusted. Thus the 
calibration process can be simplified by adjusting for the value of RDC in the load model 
and perform SOLT calibrations on the multiple dies available. This eliminates the need to 
model standards after Z0 corrected TRL calibrations for each new die in the substrate; 
still not compensating on the accuracy of the calibrations. A cSOLT calibration is 
performed on another substrate whose DC resistance of the load is 50.8Ω on port 1 and 
50.35Ω on port 2(RDC on the reference substrate is 49.97Ω on port 1 and 49.93Ω on port 
2). The model parameters calculated from the reference substrate is retained for the die 
under test except for the DC resistance. The RDC in the load model is changed to 51.8Ω 
and 51.65Ω respectively.  
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Figure 5.15 - Upper Bound Error Difference for cSOLT Calibration vs. TRL on Multiple 
Die from ITT GaAs Microstrip Substrate using cSOLT as the Reference Calibration.  
 
The calibration is thus performed and is compared with that of a TRL calibration 
performed on the same substrate. It is also compared with the cSOLT vs. TRL 
comparison data from the reference die.  From Figure 5.15, it is clear that the error bound 
shows very good agreement with the cSOLT vs. TRL data from the reference substrate 
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up to about 45GHz. It is also observed that the difference between the two error bounds is 
just about 0.03 after 45GHz. 
 
5.4 M/A-Com GaAs Microstrip Standards 
In order to verify accuracy of the improved SOLT calibration over the maximum 
frequency measurable at the lab, custom GaAs microstrip TRL and SOLT calibration 
standards were designed by the author for use over 0.04 – 110GHz. The design of the 
standards is discussed in Appendix B. The calibration die fabricated by M/A-Com have 
typical TRL standards and SOLT standards which are the half the length of thru. Apart 
from these standards, SOLT standards with the same foot print size as that of the thru 
have also been designed. This is included in the cal die to substantiate the best practice 
strategy proposed for calibration. The size of calibration substrates can be reduced to 
consume the least real estate on a production wafer along with minimizing the time 
involved for the calibrating multiple substrates. With the availability of a semi-automatic 
probe station, the standard measurements can be fully automated thereby reducing human 
errors involved during probe placement. It also makes it possible to achieve repeatable 
measurements. In this section the SOLT standards with half the thru lengths and same 
foot print size standards are both analyzed for maximum upper bound errors when 
compared to the TRL and other SOLT calibrations. 
However once the calibration standards were fabricated, a couple of problems 
were observed. There was parasitic coupling between lines and the reflects were 
resonating around 56GHz. The former problem was eliminated by scratching out the thru 
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line which was placed between two long delay lines and caused some coupling between 
the lines. However the latter problem could not be resolved. This hindered to perform real 
broad-band calibrations between 50 and 70GHz. The results thus illustrated in the section 
are only plotted up to 50GHz. The graphs that show the effective dielectric constant, 
phase delay and characteristic impedance after the TRL calibration are plotted in 
Appendix E. 
 
5.4.1 Half the Thru SOLT Standards – M/A-Com Die 
The cSOLT calibration is carried out on the standards designed with half the 
length of the thru is measured at the center of thru reference plane. Z0 corrected TRL 
calibration is used to model the standards as described in the previous sections. The 
measured data with the complex load and thru models are illustrated in Appendix C. The 
load has been well fabricated and hence shows little variation from its DC resistance with 
increase in frequency. The DC resistance of the measured loads is typically around 52Ω. 
The standards are measured with respect to the cSOLT and TRL calibrations and plotted 
against each other as a part of calibration check. The Figure 5.16 - Figure 5.19 shows the 
S-parameters of the calibration standards corresponding to both calibrations and the plots 
show good agreement between the two calibrations. 
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Figure 5.16 - Magnitude of S11 (dB) of Load Standard Measured with Respect to TRL 
and cSOLT at Center of Thru Reference on M/A-Com GaAs Microstrip Substrate. 
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Figure 5.17 – Magnitude (dB) and Phase of S11 of Open Standard Measured with 
Respect to TRL and cSOLT at Center of Thru Reference on M/A-Com GaAs Microstrip 
Substrate. 
 86
0 5 10 15 20 25 30 35 40 45 50
Frequency [GHz]
-0.15
-0.1
-0.05
0
0.05
0.1
0.15
0.2
0.25
0.3
S1
1 
M
ag
ni
tu
de
 [d
B
]
-200
-150
-100
-50
0
50
100
150
200
S11 Phase [D
eg]
TRL Data
cSOLT Data
 
Figure 5.18 – Magnitude (dB) and Phase of S11 of Short Standard Measured with 
Respect to TRL and cSOLT at Center of Thru Reference on M/A-Com GaAs Microstrip 
Substrate. 
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Figure 5.19 – Magnitude of S11 (dB) and S21 (dB) of Thru Standard Measured with 
Respect to TRL and cSOLT at Center of Thru Reference on M/A-Com GaAs Microstrip 
Substrate. 
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5.4.1.1 Upper Bound Error between Calibrations 
Figure 5.20 shows the upper bound error between the improved SOLT with TRL 
and other SOLT calibrations. The results show a maximum difference of 0.01 between 
the repeatability TRL data and the plot for TRL vs. cSOLT data as the frequency 
increases. It is also clear from the inner graph of Figure 5.21 that the error bound at lower 
frequencies is the least for cSOLT when compared to the other calibrations. Thus the 
accuracy of the improved SOLT (cSOLT) calibration is demonstrated over a broad-band 
range of frequencies. 
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Figure 5.20 - Upper Bound Error Difference between cSOLT, mSOLT, SOLT with 
Respect to TRL Calibration on M/A-Com GaAs Microstrip Substrate. 
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Figure 5.21 - Upper Bound Error Difference between cSOLT, mSOLT, SOLT with 
Respect to cSOLT Calibration on M/A-Com GaAs Microstrip Substrate. 
 
 
5.4.2 Equal Foot Print SOLT Standards 
The importance of the equal length (same foot prints) SOLT standards is 
highlighted in cases where space is an issue in the fabrication of bulk wafers with active 
and or passive devices. In device wafers, the area allocated for calibration standards 
might be of concern if it is a significant number. Both TRL and SOLT standards were 
included on the custom calibration die to enable modeling of the standards. These custom 
SOLT standards are also pivotal to support the proposed best practice calibration strategy 
for calibrating multiple dies. From the design, it was noted that the TRL standards 
occupied about 4.2 by 9cm while the SOLT standards with the same foot print size 
occupied just about 1.7 by 1.4cm. Since the cSOLT calibration requires a set of TRL 
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standards to model the short, open, load and thru standards, one reference substrate with 
the required TRL can be fabricated. The other die on the wafer can just have the SOLT 
standards. Chapter 3 illustrates the performance variation of load from die to die and the 
relation between the RF performance of the load and DC resistance. It has been 
illustrated that the loads measured on the other die can be modeled accurately by 
adjusting the DC resistance of the respective loads. It was observed that the dc load 
resistance variation was less significant for the MA/Com standards fabricated for the 
present study as compared to the previously.  
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Figure 5.22 - Magnitude of S11 (dB) of Load Standard Measured with Respect to TRL 
and cSOLT on M/A-Com GaAs Microstrip Substrate at Probe Tip Reference Plane. 
 
In this section, the SOLT standards with the same (probe contact) foot print size 
are measured with respect to a probe tip TRL calibration. The model parameters that are 
estimated are thus used for the probe tip SOLT calibration. The standards are measured 
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after calibration and it is verified that the S-parameters show good agreement with each 
other from Figure 5.22 - Figure 5.25.  
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Figure 5.23 – S11 Magnitude and Phase of Open Standard Measured with Respect to 
TRL and cSOLT on M/A-Com GaAs Microstrip Substrate at Probe Tip Reference Plane. 
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Figure 5.24 – S11 Magnitude and Phase of Short Standard Measured with Respect to 
TRL and cSOLT on M/A-Com GaAs Microstrip Substrate at Probe Tip Reference Plane. 
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Figure 5.25 – S21 Magnitude and Phase of Thru Standard Measured with Respect to TRL 
and cSOLT on M/A-Com GaAs Microstrip Substrate at Probe Tip Reference Plane. 
 
5.4.2.1 Upper Bound Error between Calibrations 
 
It is very important that a calibration comparison is performed with these 
standards as this is instrumental in proving that the equal foot prints SOLT standards can 
be substituted for TRL calibration when modeled accurately. The Figure 5.26 shows the 
maximum upper bound when TRL and cSOLT calibrations referenced at the probe tip 
plane are compared with each other. The results as seen are very close to the TRL 
repeatability data up to about 45GHz. The error rises to 0.055 at 50GHz and this is 
because the open and short are resonating at around 47GHz (Figure 5.23 and Figure 
5.24). The resonance could be because of coupling from the standards adjacent to the 
standards. Nevertheless, the equal foot prints SOLT standards are validated to predict a 
very low upper bound error when compared to the TRL repeatability data. 
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Figure 5.26 - Upper Bound Error between cSOLT (Equal Length SOLT Standards) and 
TRL Calibration Referenced at Probe Tips on M/A-Com GaAs Microstrip Substrate. 
 
5.5 Chapter Summary 
The accuracy of the suggested complex model SOLT calibration is verified using 
calibration comparison method. The comparison is based on the error co-efficients 
calculated by a calibration algorithm. Improvement in accuracy is verified on two GaAs 
microstrip substrates custom designed at USF during 1999 and 2003. The upper bound 
graphs have been plotted with respect to both TRL and cSOLT calibrations. The error 
bounds w.r.t TRL defines the closeness of the calibration with TRL repeatability data and 
shows how well it can predict the error co-efficients at higher frequencies. The error 
bounds w.r.t cSOLT clearly shows that the algorithm is accurate at the lower end of 
frequencies. Example passive devices (capacitors) have been measured with respect to 
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TRL and cSOLT calibrations on the ITT GaAs microstrip substrate. It has been illustrated 
that the S-parameters from the two calibrations compare well with each other. It is also 
verified that the vector difference between the S-parameters with respect to both the 
calibrations is less than the upper bound results plotted in the chapter. 
The variation of DC resistance from load to load is compensated in the load 
model and SOLT calibrations with adjusted RDC are performed on multiple dies. The 
accuracy of the calibrations is still observed to be comparable to TRL. Finally, equal 
length SOLT standards have been suggested as the best practice method for space 
conservative accurate calibrations. These standards are calibrated over a broad-band and 
tested with a typical TRL calibration. It is verified that maximum error between the equal 
foot print SOLT and TRL calibrations is very small in magnitude. Thus the accuracy of 
the cSOLT calibration has been well illustrated in the chapter. 
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CHAPTER 6 
COMPLEX SOLT (cSOLT) CALIBRATION – VERIFICATION ON 
COMMERCIAL AND HYBRID (FR4) SUBSTRATES 
 
6.1 Introduction 
In this chapter, the accuracy of cSOLT calibration is verified for commercial 
substrates from GGB and Jmicro and custom hybrid FR4 substrates. The CS5 substrate 
from GGB has CPW transmission lines and the Jmicro and custom FR4 substrates have 
microstrip line structures. The reference plane on the CS5 substrate is at the probe tips 
while that in the other two substrates is at the center of thru plane.  
 
6.2 Hybrid FR-4 14mil Microstrip Substrate  
The FR-4 copper clad substrate is particularly chosen to illustrate the 
compatibility of the load model with surface mount chip resistors. The accuracy of 
cSOLT calibration is explored with a good load model fit with measured data. The 
cSOLT calibration result is also compared with mSOLT, SOLT and TRL calibrations. 
The effective dielectric constant of FR-4 with respect to the thickness (14mil) and width 
of the line is determined to be 3.3. This is a smaller value of effective dielectric constant 
when compared to that of GaAs (8.5) and Alumina (6.45) discussed in the presented work 
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and thus explores the validity of a wide range of substrates for the complex load and thru 
models. The calibrations are referenced to the center of thru plane on the substrate.  
The calibration standards were measured after a Z0 corrected center of thru TRL 
calibration and fit to the complex models as discussed in Chapter 3. There were a few 
anomalies observed after the TRL calibration. It is attributed to the inconsistent 
placements of the vias in the probe pads of the calibration standards and/or the variation 
of line width which is significant in microstrip calibrations. The etch away method used 
to fabricate the hybrid FR4 boards may some times result in wider tolerances on the line 
widths. The TRL measured data thus showed some discrepancies after 15GHz. The 
calibrations were still performed up to 18GHz.  
 
0 2 4 6 8 10 12 14 16 18
Frequency [GHz]
-0.1
-0.08
-0.06
-0.04
-0.02
0
0.02
0.04
R
ef
le
ct
io
n 
C
o-
ef
fic
ie
nt
 (S
11
) [
dB
]
-14
-12
-10
-8
-6
-4
-2
0
R
eflection C
o-efficient Phase (S11) [D
eg]
cSOLT Data
TRL Data
 
Figure 6.1 – S11 Magnitude and Phase of Open Measured after cSOLT and TRL 
Calibration at Center of Thru Reference on 14mil FR4 Microstrip Substrate. 
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A cSOLT calibration was then performed with the model parameters established 
with the TRL calibration. As a part of calibration verification, the standards are measured 
and plotted with respect to TRL and cSOLT calibrations (Figure 6.1 – 6.4). It is 
interesting to note that for most of these graphs the cSOLT calibrations remain better 
behaved at high frequencies and does not show the problems apparent in the TRL data 
above 14GHz. Another interesting observation from Figures 6.1 and 6.2 is that the 
measurements after cSOLT calibration also do not show the anomalies evident in TRL at 
low frequencies. 
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Figure 6.2 – S11 Magnitude and Phase of Short Measured after cSOLT and TRL 
Calibration at Center of Thru Reference on 14mil FR4 Microstrip Substrate. 
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Figure 6.3 - Magnitude of S11 for Load Measured after cSOLT and TRL Calibration at 
Center of Thru Reference on 14mil FR4 Microstrip Substrate. 
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Figure 6.4 - Magnitude of S11 and S21 of Thru Measured after cSOLT and TRL 
Calibration at Center of Thru Reference on 14mil FR4 Microstrip Substrate. 
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6.2.1 Upper Bound Error between Calibrations 
The cSOLT calibration is compared with TRL, mSOLT and convetional SOLT 
calibrations to demonstrate the improvement in accuracy. As illustrated for the GaAs 
substrates in the previous chapter, the comparison graphs are referenced to both cSOLT 
and TRL calibrations. The upper bound error graph that is referenced to cSOLT 
calibration data highlights the low frequency accuracy that is retained to achieve broad-
band accuracy with SOLT calibrations. This is the case with mSOLT calibrations as the 
definitions of the standards depend on the TRL measured files which has discrepancies at 
lower frequencies. Figure 6.5 shows the maximum error between the calibrations 
referenced to TRL calibration.  
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Figure 6.5 - Upper Bound Error between cSOLT, mSOLT, SOLT with Respect to TRL 
Calibration on 14mil FR4 Microstrip Substrate. 
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Figure 6.6 - Upper Bound Error between cSOLT, mSOLT, SOLT with cSOLT 
Calibration on 14mil FR4 Microstrip Substrate. 
 
It is clear from the zoomed in graph of Figure 6.6, cSOLT calibration and SOLT 
calibrations have minimum error at the lower frequencies. The TRL and mSOLT 
calibrations have some measurement discrepancies at those frequencies that reflect in the 
comparison graphs. It also seen that the error bound for TRL versus cSOLT does not start 
from zero value but at 0.02. This is due to the aforementioned problems with low 
frequency TRL calibration. 
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6.2.2 Device Measurements w.r.t TRL and cSOLT Calibrations 
The accuracy of the calibrations is verified by measuring a few 2-port capacitors. 
Figures 5.19 and 5.20 show the S-parameters of 0.2pF capacitor measured with respect to 
cSOLT and TRL calibrations. The data on the effective dielectric constant, phase delay 
and characteristic impedance after calibration are illustrated in Appendix E. 
The Figures 6.7, 6.8 and 6.9 show S-parameters of a 0.2pF capacitor measured 
and the vector error difference between the cSOLT and TRL calibrations. It is clear from 
the vector error graphs that the difference in S-parameters between the TRL and cSOLT 
is less than TRL. Figure 6.10 shows the S-parameters of a 0.4pF capacitor measured with 
respect to the aforementioned three calibrations. 
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Figure 6.7 - S11 and S21 of 0.2pF Capacitor w.r.t cSOLT and TRL Calibrations 
Referenced at the Center of Thru on 14mil FR4 Microstrip Substrate. 
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Figure 6.8 – Vector Difference between the S-parameters of 0.2pF Capacitor Measured 
on 14mil FR4 Microstrip Substrate with Respect to cSOLT and TRL Calibrations.  
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Figure 6.9 - S11 of 0.2pF Capacitor When Port 2 is Shorted during Simulation w.r.t 
cSOLT and TRL Calibrations Referenced at the Center of Thru. 
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Figure 6.10 – S11 and S21 of 0.4pF Capacitor Measured with respect to TRL and cSOLT 
Calibrations. 
 
6.3 GGB CS5 Calibration Substrate 
The GGB CS5 calibration substrate used for accuracy verification of the cSOLT 
calibration is 635um thick substrate with CPW transmission lines. This commercial 
substrate is generally used in cases where calibration standards are not available for DUT 
characterization. The reference plane in these cases is at the probe tip (at the point the 
probes contact the substrate). This makes it essential that the standards are modeled 
accurately between the probe contact and DUT. It is also noteworthy that the importance 
of the thru line model comes into effect with such type of calibrations as the thru line is 
non-zero length line that has attenuation losses and phase for transmission.  
The measured data with the respective model fits after a probe tip TRL calibration 
on the GGB CS5 substrate have been discussed in Chapter 3. The effective dielectric 
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constant, phase delay and characteristic impedance obtained with the multi-line TRL 
calibration are presented in Appendix E. It was observed that since the load is well 
fabricated and laser trimmed, the measured data after a probe tip TRL calibration showed 
little variation from its DC resistance for the entire frequency band of operation (DC – 
65GHz).  
The importance of the thru line equation comes into the picture when a non-zero 
length of thru is under consideration, which is the case of the probe tip calibrations. Since 
the standards are designed in such a way that there can be a true probe tip calibration, the 
comparison involved calibrations referenced at the probe tips. The open and short 
standards are modeled with ideal capacitance and inductance with a short piece of 
transmission line when the reference plane is at the probe tips (in this case length of line 
is negligible). The load standard is modeled with the complex model illustrated in 
Chapter 3. The thru line equations include the losses in a transmission line and thus 
predict the propagation constant of the thru line. The complex models are used to 
generate the standard definitions file for calibration. Once the definitions file is 
generated, the SOLT standards are measured for error calculation. The measurements on 
the CS5 are performed with Wiltron 360B. The standards were re-measured after TRL 
and cSOLT calibrations as a part of calibration verification. The comparison between the 
calibrations in terms of measured standards after calibration is illustrated in Appendix E. 
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Figure 6.11 - Upper Bound Error between TRL, cSOLT, mSOLT and SOLT Calibrations 
with Respect to TRL on GGB CS5 Substrate. 
 
 
For calibration comparison purposes, an mSOLT and SOLT calibrations were 
performed. Figures 6.11 and 6.12 show the maximum error bound when cSOLT, mSOLT 
and ideal SOLT calibrations are compared with TRL and cSOLT algorithm. It is clear 
from the figures that the error bound for the between TRL and cSOLT is very close to the 
TRL repeatability data. Due to the fact the TRL fails at lower frequencies (in this case 
around 4GHz), the error at those frequencies seems to higher. Note that mSOLT 
calibration method faces the same problems of TRL at lower frequencies. The graph also 
shows the front panel SOLT calibrated error bound that has the maximum bound, since 
the models do not represent the actual measured data. From Figure 6.11, it can be verified 
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that the complex models for load and thru that track well with the high frequency data, 
accurate calibrations can be obtained.  
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Figure 6.12 - Upper Bound Error between TRL, cSOLT, mSOLT and SOLT Calibrations 
with Respect to TRL on GGB CS5 CPW Substrate. 
 
 
6.4 Jmicro 5mil Microstrip Substrate  
The accuracy of the cSOLT calibration was finally verified on another 
commercially available Jmicro 5mil thick microstrip calibration set. The dielectric of the 
Alumina substrate is 6.41. The standards measured as a part of calibration check are 
illustrated in Appendix E. The maximum error bounds between the calibrations of 
concern are compared as in the other substrates. Figures 6.13 and 6.14 show the 
comparison graphs with both TRL and cSOLT as reference data respectively. The error 
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bound between the cSOLT and TRL is very close to negligible in this case. It is clear 
from the graphs that the error bound of cSOLT versus TRL is minimum and comparable 
to the calibration repeatability data.  
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Figure 6.13 - Upper Bound Error between TRL, cSOLT, mSOLT and SOLT with 
Respect to TRL at the Center of Thru Reference on Jmicro 5mil Microstrip Substrate. 
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Figure 6.14 - Upper Bound Error between TRL, cSOLT, mSOLT and SOLT with 
Respect to cSOLT at the Center of Thru Reference. 
 
6.5 Chapter Summary 
In this chapter, the accuracy of cSOLT has been verified with a hybrid FR4 
substrate and two commercial substrates, GGB CS5 and Jmicro 5mil calibration 
substrates. Comparison of cSOLT calibration with TRL, mSOLT and SOLT methods 
clearly indicate that error bound for cSOLT is close to TRL at higher frequencies and is 
also accurate at lower frequencies for all the cases. The Z0 correction in the 14mil FR4 
substrate is verified to be inaccurate which could be attributed to fabrication of vias or 
calibration line width variation. Herein, the cSOLT measured results of the devices 
(capacitors) are compared with both Z0 corrected and non-Z0 corrected TRL calibrations. 
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It has been illustrated that the capacitor measurements with respect to cSOLT and TRL 
(no Z0 correction) compare well with each other. It has also been illustrated that since the 
on-chip resistor which is not well behaved in terms of load impedance over the frequency 
interest, the conventional SOLT had maximum error bound when compared to other 
calibrations. This highlights the fact that with accurate modeling of the load standard, a 
conventional SOLT calibration can be closely made as accurate as TRL calibrations.  
 On the contrary, the GGB CS5 substrate has very well defined loads and hence 
there is minimum difference between SOLT and cSOLT. The difference observed is 
mainly attributed to the complex thru equation that models the losses in the transmission 
lines when the calibration involves a non-zero length thru. Thus the complex load and 
thru models proposed for the calibration standards in SOLT calibration increase the 
accuracy of the calibration over a broad-band range of frequencies. 
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CHAPTER 7 
CONCLUSIONS AND RECOMMENDATIONS 
 
7.1 Conclusions 
The focus of the thesis is on broad-band accurate calibrations with a compact set 
of standards. The accuracy of conventional short-open-load-thru (SOLT) calibration is 
increased with the use of more complex load and thru models in place of the series RL 
model for the load and ideal lossless line for the thru. The significance of the utilized 
technique is highlighted by illustrating the advantages and disadvantages of the available 
methods. Calibration algorithms like TRL, ideal SOLT, LRM/ LRRM and mSOLT are 
explained briefly.  
The complex models for load and thru standards suggested are verified with 
illustrations that compare measured data and the model over a broad-band frequency 
range 0.04-65GHz for planar microstrip and CPW calibration standards realized on 
multiple substrates. The variation of the DC resistance of the load, between substrates 
and even ports is illustrated and the capability of the complex load model to account for 
the variation in the RF performance is also presented. This is utilized to demonstrate the 
fact that SOLT calibrations can be performed on multiple die without having to model the 
load variation on each individual die or pair of load standards.  
 110
A LabVIEW program begun by a prior USF student has been improved by the 
author to integrate the complex models for calibration standards in the SOLT algorithm, 
and to incorporate a flexible calibration comparison program. The program (called 
BullCal V2.0) is compatible with two VNA’s – Wiltron 360B and Anritsu Lightning. The 
comparison algorithm compares two similar calibrations for the difference in error co-
efficients. The error co-efficients are compared and the upper error bound data is 
generated. The program is very useful for comparing TRL with cSOLT for verifying 
accuracy of the cSOLT calibration and is also useful for comparing upper bounds 
between any two VNA calibrations in general.  
The improved SOLT calibration is performed on five different substrates and it 
has been illustrated that the results are very close to TRL calibration at higher 
frequencies. The advantage of the cSOLT method is that the calibration is accurate at 
lower frequencies where TRL and mSOLT fail and at the same time is able to provide a 
close match when compared to TRL at higher frequencies. Example passive devices have 
been measured to demonstrate the match between the two calibrations. The cSOLT 
calibration is performed at both the center of thru and probe tip reference planes over a 
broad-band frequency range from 0.04 – 65GHz.  
Finally, a custom set of calibration standards have been designed on 100um thick 
GaAs with microstrip transmission lines. The custom standards included TRL, half the 
thru SOLT and equal foot print SOLT standards. Equal foot print SOLT standards have 
been designed to validate the fact that with accurate complex models of the load and thru 
standards, SOLT calibrations can be performed on multiple wafers without having to 
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model for the load variations that exist between substrates. The upper bound graphs 
plotted with this set of standards are indicative of broad-band accuracy. 
It has been shown that the accuracy of the cSOLT calibrations improve with the 
load and thru modeling of the standards. The main advantages to this method are that 
with the compact set of space conservative standards, probing is very easy and less time 
consuming and still highly accurate.  Availability of a semi automatic probing system 
ensures more repeatable measurements with the equal foot print standards. The 
calibration algorithm can also be used for one port calibrations, which is not possible 
with TRL or LRM calibration techniques. Finally, broad-band accuracy can be achieved 
when compared to other methods where the compromise is either at the lower or higher 
frequency ranges. 
 
7.2 Recommendations for Future Work 
The improved cSOLT calibration has been verified for it accuracy on CPW and 
microstrip substrates that are typical transmission line designs. A recommendation for 
future work is to test the complex load and thru models on non-typical transmission lines 
which include CPW lines with narrow slot widths and signal line, other transmission line 
topologies or substrates with high/low resistivities. The test may reveal the necessity to 
adopt for more complex equations for the thru standard. The cSOLT calibration 
algorithm can thus be performed on any type of on-wafer designs. 
The thesis herein focuses on 2-port on-wafer calibrations. Another 
recommendation is to implement the algorithm for 3 or more N-port network analyzer 
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calibrations. Multiport/ Differential measurements are of growing interest with the 
growth of RFIC designs. TRL and LRM calibrations are the most used calibrations 
currently for multiport measurements and the design of multiport TRL standards makes it 
more difficult for calibration apart from its low frequency problem discussed in the 
thesis. Thus a four port SOLT calibration algorithm can make the calibration process 
much more simplified. 
The cSOLT calibration can be performed on the Wiltron 360B and Anritsu 
Lightning VNA’s currently. The addition of the other popular VNA’s like the HP8510 
and HP8753 can help to obtain broad-band accurate calibrations with any network 
analyzer.  
Finally, the complex models can be extended into other calibration routines like 
the LRM and SOLR [33]. The models can help reduce the error factors in the calibrations 
and thus help to perform more accurate broad-band calibrations. 
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APPENDICES
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Appendix A: Verification Substrates for Accuracy of CSOLT Calibration 
 
In this appendix the different substrates that have been used in the work to verify 
and validate the accuracy of the improved SOLT calibration are illustrated. The custom 
calibration standards designed on GaAs and fabricated by M/A-Com in 2003 is discussed 
in Appendix B. 
A.1 ITT GaAs Microstrip Substrate 
The ITT GaAs microstrip substrate was designed by Mike Imparato [1] in 1999. 
The substrate is 100um thick with an effective dielectric constant in this case is 8.125 
(Dielectric Constant – 12.9). The line width of the calibration and other structures on the 
wafer is 70um.  
The calibration and device structures that have been used for the work is listed 
below the figure A.1. 
Table A.1 - List of Calibration Structures used for ITT GaAs Calibrations. 
#No Calibration Structure #No Calibration Structure 
1 1764 um Delay 2 1239 um Delay 
3 955.2 um Delay 4 50 ohm 500 um Thru 
5 Short Reflect 6 Open Reflect 
24 0.03 pF capacitor 25 0.3 pF capacitor 
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Appendix A (Continued) 
 
 
Figure A.1 – Layout of the ITT GaAs Microstrip Substrate [5]. 
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Appendix A (Continued) 
 
A.2 Jmicro 5mil Calibration Substrate 
The Jmicro 5mil thick microstrip calibration substrate on Alumina has an 
effective dielectric constant of 6.4. There are three sets of calibration structures that can 
be used for the 20GHz, 40GHz or 80GHz bandwidths. The 80GHz frequency band 
structures have been used for the work.  
 
 
Figure A.2 – Layout of Jmicro 5mil Calibration Substrate with Calibration Structures for 
up to 20GHz, 40GHz and 80GHz [34]. 
 
 
 
 
 
 
 120
Appendix A (Continued) 
 
Table A.2 - List of Calibration Structures used for Jmicro Calibrations. 
#No. Calibration Structures #No. Calibration Structures 
7A Load 8A Short 
9A Open25 10D Line0 
6A Line5 10C Line10 
6B Line15 11C/D Line37 
  
 
A.3 GGB CS5 Substrate 
The GGB CS5 calibration substrate on Alumina is popularly used for calibrating 
devices which do not have calibration structures in its design. The 635um thick CPW 
substrate has an effective dielectric constant of 5.1 with line width of 50um and slot 
width of 25um.  
 
Table A.3 - List of Calibration Structures used for GGB CS5 Calibrations. 
#No. Calibration Structures #No. Calibration Structures 
51 Open  61 Short 
71 Load 81 Thru 
100 Line 500um 101 Line 1000um 
102 Line1500um 10 Line 6600um 
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Figure A.3 - Layout of GGB CS5 Calibration Substrate [27]. 
 
 
A.4 FR4 14mil Microstrip Substrate 
The FR4 14mil thick hybrid board has microstrip lines with an effective dielectric 
constant of 3.3. 
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Figure A.4 - Layout of the hybrid FR4 14mil microstrip substrate [35]. 
 
 
Table A.4 - List of Calibration Structures used for 14mil FR4 Calibrations. 
#No. Calibration Structures #No. Calibration Structures 
1 Open  2 Thru 
3 Line (3.7GHz) 4 Line (6 GHz) 
5 Line (8 GHz) 6 Line (10 GHz) 
7 Short 8 Load 
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Appendix B: Design of Broad-band GaAs Calibration Standards 
 
In order to facilitate calibrations over a broad-band frequency range (0.04-
110GHz), a set of custom calibration standards with microstrip type transmission method 
have been designed. The design incorporated TRL, half the thru SOLT and equal foot 
print SOLT standards. The significance of the equal foot print SOLT standards has been 
well elaborated in the chapters. The design has been fabricated by M/A-Com on a 100um 
thick GaAs substrate with effective dielectric constant of 8.5. 
The TRL standards have five delay lines that are quarter wavelength at 
frequencies that enable measurements covering the entire bandwidth. The length of the 
delay lines were calculated using, 
efff
c
ελ *=  
where f is the frequency at which the line is quarter wave length 
          c is the speed of light (m/sec) 
and εeff is the effective dielectric constant. 
The length of the thru line was set to be 500um. Thus the total line lengths of the 
delay lines is L = Lthru + Lλ/4.   
Table B.1 lists the different line lengths chosen with the frequencies at which the 
respective lengths are quarter wavelength. Since TRL requires longer lines to envelop 
lower frequency bandwidths, an 8174um line has been added to the design. 
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Table B.1- Line Lengths and Quarter Wavelengths. 
Line Lengths [um] Quarter Wavelength Frequencies [GHz] 
8174 3.3 
4170 7.2 
2150 15.6 
1355 30 
867 70 
 
The SOLT calibration standards were designed with both half the thru length and 
equal foot print lengths. The standards were placed on the design keeping in mind any 
cross talk or coupling that can occur if standards are in close proximity. Figure B.1 shows 
the layout of the calibration standards that has been fabricated. 
Though the design of calibration standards was laid out with great care to prevent 
any coupling, the fabricated calibration wafer showed more than one case of coupling 
between lines. The delay lines were not far enough from each other when placed side by 
side resulting in coupling. This reduced the maximum the frequency of operation down to 
50GHz. A resonance at around 57GHz and 63GHz is found and it is because of the thru 
placed between the two long lines.  
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Compact cSOLT 
Calibration Set 
Figure B.1 - Layout of TRL and SOLT Calibration Standards on 100um Thick GaAs 
Substrate. 
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Appendix C: Complex Load and Thru Model Data – Jmicro 5mil & M/A-Com 
GaAs Substrates 
 
The appendix presents the load and thru standards measured on the Jmicro 5mil 
and M/A-Com with their respective complex model data. The complex load and thru 
models have been explained in detail in Chapter 3. The models are verified on five 
different substrates. The ITT GaAs microstrip, GGB CS5 and 14mil FR4 substrates are 
illustrated in the chapter and the results for the other are presented in this appendix. A 
good agreement between the measured data and model is found in all the figures listed. 
 
C.1 Complex Load Model Verification  
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Figure C.1 - Real Impedance of Measured Load Vs. Complex Load Model on Jmicro 
5mil Microstrip Substrate at Center of Thru Reference. 
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Figure C.2 – Imaginary Impedance of Measured Load vs. Complex Load Model on 
Jmicro 5mil Microstrip Substrate at Center of Thru Reference. 
 
Table C.1 – Tabulation of Load Model Parameters and their Values from Simulation for 
Load Measured on Jmicro 5mil Substrate. 
Parameters Significance Values 
Rdc DC Resistance of load 49.6Ω 
L Series Inductance  49.35pH 
C Capacitance from signal to ground 6.4fF 
Cg Gap capacitance 1fF 
Lvia Via Inductance 11.4pH 
 
 
Table C.2- Tabulation of Load Model Parameters and their Values from Simulation for 
Load Measured on M/A-Com GaAs Microstrip Substrate. 
Parameters Significance Values 
Rdc DC Resistance of load 52.62Ω 
L Series Inductance  57.14pH 
C Capacitance from signal to ground 15.813fF 
Cg Gap capacitance 47.7fF 
Lvia Via Inductance 153.04pH 
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Figure C.3 - Real Impedance of Measured Load vs. Complex Load Model on M/A-Com 
4mil Microstrip Substrate at Center of Thru Reference. 
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Figure C.4 - Imaginary Impedance of Measured Load vs. Complex Load Model on               
M/A-Com 4mil Microstrip Substrate at Center of Thru Reference.  
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Figure C.5 - Real Impedance of Measured Load vs. Complex Load Model for Equal Foot 
Print Load Standard on M/A-Com 4mil Microstrip Substrate at Center of Thru Reference. 
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Figure C.6 - Imaginary Impedance of Measured Load vs. Complex Load Model for Equal 
Foot Print Load Standard on M/A-Com 4mil Substrate at Center of Thru Reference. 
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C.2 Complex Thru Model Verification  
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Figure C.7 - S11 in dB for Measured Data vs. Thru Model for 1168um Delay Line on 
Jmicro 5mil Substrate at Center of Thru Reference. 
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Figure C.8 – S21 in dB for Measured Data vs. Thru Model for 1168um Delay Line on 
Jmicro 5mil Substrate at Center of Thru Reference. 
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Figure C.9 – S11 Magnitude of Measured Data vs. Thru Model for 500um Line on M/A-
Com GaAs Substrate at Probe Tip Reference. 
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Figure C.10 – S21 Magnitude and Phase of Measured Data vs. Model for 500um Thru on 
M/A-Com GaAs Substrate at Probe Tip Reference.  
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Appendix D: BullCal V2.0 – Implementation of cSOLT and Cal Compare with 
LabVIEW 
 
This appendix gives a step by step procedure to perform a cSOLT calibration and 
to generate an upper bound error graph with CalCompare.  
D.1 cSOLT Calibration Program 
• Measure and Model Standards 
The SOLT standards are measured after a Z0 corrected TRL calibration. The measured 
standards are fit to complex models illustrated in Chapter 3. The optimization of the 
model with measured data is done using Agilent ADSTM [1]. These model parameters are 
used to define the standards in a cSOLT calibration.  
• The following Figure D.1 shows BullCal’s main window of operation. 
 
Figure D.1 - Screen Capture of the Main Screen in cSOLT Program to Perform Complex-
SOLT Calibrations. 
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Appendix D (Continued) 
 
• Edit/ View Calibration Definitions 
The model parameters are input as definitions to the SOLT standards in this section. 
Buttons for short, open, load and thru standards are provided. The green lights below 
the buttons indicate if the standards are defined with a model or data file. TRL beased 
measured data files are used when mSOLT calibrations are performed with the 
program. 
 
Figure D.2 – Screen Capture of Edit/View Calibration Standard Definitions Section. 
 
• Open and Short Definitions 
The open and short definitions are simple capacitance and inductance models and the 
definitions are entered in the respective dialog boxes (Figures D.2 and D.3). There is 
also an option to enter a length of transmission line with impedance Z0 when the 
reference of the calibration is not at the center of thru. This feature is available for all 
the four standard models. 
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Figure D.3 - Dialog Box for Short Standard Definitions at Port 1 and Port 2. 
 
 
Figure D.4 - Dialog Box for Open Standard Definitions at Port 1 and Port 2. 
 
• Load and Thru Standards 
Figures D.5 and D.6 are the editing windows for the load and thru standards where 
the model parameters provided by the ADS optimizations are entered. It is noted that 
the standards are defined separately for port 1 and 2 allowing any variation between 
the ports that can occur due to fabrication imperfections. 
 135
Appendix D (Continued) 
 
 
Figure D.5 - Dialog Box for Load Standard Definitions at Port 1 and Port 2. 
 
 
Figure D.6 - Dialog Box for Thru Line Definitions. 
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• Calibration Standard Definitions   
A standard definition file is generated once the model parameters are defined by 
clicking on the Calc button (Figure D.7). The file stores the required S-parameters of 
the SOLT standards which are later used for error computation.  
 
Figure D.7 – Calibration Standard Definitions Section. 
 
The data is generated in the following manner using real, imaginary format –  
Freq[GHz] Short(S11)[Re,Im]  Short(S22)[Re,Im]  Open(S11)[Re,Im]    
Open(S22)[Re,Im]    Load(S11)[Re,Im]  Load(S22)[Re,Im]  Thru(S11)[Re,Im]  
Thru(S12)[Re,Im]   Thru(S21)[Re,Im]   Thru(S22)[Re,Im] 
 The data is stored in text format and has 21 columns of data. The number of rows 
depends on the number of points set for calibration on the VNA. The frequency 
points for the calculation of standard definitions are either obtained directly from the 
VNA or offline with respect to a measured data file. 
• Isolation Correction 
Isolation correction can be included or excluded for the calibration. When isolation is 
included, the S21 data from the measured load is taken as the isolation error 
parameters.  
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• Measure SOLT Standards for Calibration 
The standards are measured in real and imaginary format and saved offline as text 
files (Figure D.8). The real imaginary format is selected for error correction as it 
gives a more accurate representation of the measured standards when compared to 
magnitude and phase. 
 
Figure D.8 – Measurements Section where Raw Data of Calibration Standards are 
Measured. 
 
• Reference Plane Shifting 
The reference plane of the calibration can be shifted (Figure D.9) to probe tip or 
center of thru before calculating the error terms in this section. 
 
Figure D.9 – Embedding or De-embedding Reference Plane Shifting Section. 
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• Error Terms Calculation 
The error terms can be calculated (Figure D.10) once all the standards are measured 
on-wafer. The error terms are calculated in real, imaginary format and saved to the 
disk as a text file. 
 
Figure D.10 – Calculation of Error Co-efficients Before Sending to Network Analyzer. 
 
The error co-efficients are calculated in real and imaginary and stored in the 
following format on to a text file. The file stores the 12 error co-efficients data in 24 
columns. 
FREQ[GHz]     EDF[Re,Im]     ESF[Re,Im]     ERF[Re,Im]     EXF[Re,Im]     
ELF[Re,Im]     ETF[Re,Im]     EDR[Re,Im]     ESR[Re,Im]     ERR[Re,Im]     
EXR[Re,Im]     ELR[Re,Im]     ETR[Re,Im] 
 
• Send Error Terms to Network Analyzer (CAL ON) 
The error co-efficients are sent to the network analyzer to turn on the calibration 
using the Send Error Terms to Analyzer button.  
 
 
 
 139
Appendix D (Continued) 
D.2 Cal Compare Program 
The Cal Compare program is used to generate the upper bound error between two 
similar calibrations. The error co-efficients from the two calibrations are read and the 
error bound is calculated in terms [Sij – S’ij] and plotted. The figure D.6 shows a screen 
capture of the Cal Compare program.  
 
Figure D.11 - Screen Shot of the Cal Compare Program that Generates the Upper Bound 
Error between Two Calibrations. 
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Appendix E: Calibration Verification Data and Comparison of Measured Standards 
 
The appendix presents the graphs that compare calibration standards measured 
with respect to TRL and cSOLT calibrations. It also presents the effective dielectric 
constant, phase delay and characteristic impedance of the line determined with TRL 
calibration (using MultiCAL™) for GGB CS5, Jmicro 5mil, M/A-Com GaAs and FR4 
susbtrates. The calibration standards on the GGB CS5 and Jmicro 5mil substrates 
measured after TRL and cSOLT calibrations are illustrated here. The results show good 
agreement between the measured data from both TRL and cSOLT calibrations. The 
reference plane on GGB CS5 is at the probe tips while on the Jmicro 5mil is at the center 
of thru plane. 
E.1 GGB CS5 Calibration Substrate 
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Figure E.1 – Effective Dielectric Constant of GGB CS5 Calibration Substrate after TRL 
Calibration at Probe Tip Reference Plane. 
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Figure E.2 – Characteristic Impedance of Standards on GGB CS5 Calibration Substrate 
after TRL Calibration at Probe Tip Reference Plane (Z0=49.82Ω @ 10GHz). 
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Figure E.3 – Effective Phase Delay of Delay Lines on GGB CS5 Calibration Substrate 
after TRL Calibration at Probe Tip Reference Plane. 
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Figure E.4 - S11 Magnitude and Phase of Short Standard Measured w.r.t TRL and 
cSOLT Calibrations at Probe Tip Reference on GGB CS5 Substrate. 
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Figure E.5 - S11 Magnitude and Phase of Open Standard Measured w.r.t TRL and 
cSOLT Calibrations at Probe Tip Reference on GGB CS5 Substrate. 
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Figure E.6 - S11 Magnitude and Phase of Load Standard Measured w.r.t TRL and cSOLT 
Calibrations at Probe Tip Reference on GGB CS5 Substrate. 
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Figure E.7 - S11 Magnitude of Thru Standard Measured w.r.t TRL and cSOLT 
Calibrations at Probe Tip Reference on GGB CS5 Substrate. 
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Figure E.8 – S21 Magnitude and Phase of Thru Standard Measured w.r.t TRL and 
cSOLT Calibrations at Probe Tip Reference on GGB CS5 Substrate. 
E.2 Jmicro 5mil Calibration Substrate 
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Figure E.9 – Effective Dielectric Constant of Jmicro 5mil Calibration Substrate after TRL 
Calibration at Center of Thru Reference Plane. 
Appendix E (Continued) 
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Figure E.10 – Effective Phase Delay of Delay Lines on Jmicro 5mil Calibration Substrate 
after TRL Calibration at Center of Thru Reference Plane. 
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Figure E.11 – Characteristic Impedance of Standards on Jmicro 5mil Calibration 
Substrate after TRL Calibration at Center of Thru Reference Plane (Z0=50.2Ω @ 
10GHz). 
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Figure E.12 - S11 Magnitude and Phase of Short Standard Measured w.r.t TRL and 
cSOLT Calibrations at Center of Thru Reference on Jmicro 5mil Substrate. 
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Figure E.13 - S11 Magnitude and Phase of Open Standard Measured w.r.t TRL and 
cSOLT Calibrations at Center of Thru Reference on Jmicro 5mil Substrate. 
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Figure E.14 - S11 Magnitude and Phase of Load Standard Measured w.r.t TRL and 
cSOLT Calibrations at Center of Thru Reference on Jmicro 5mil Substrate. 
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Figure E.15 - S11 Magnitude of Thru Standard Measured w.r.t TRL and cSOLT 
Calibrations at Center of Thru Reference on Jmicro 5mil Substrate. 
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Figure E.16 – S21 Magnitude of Thru Standard Measured w.r.t TRL and cSOLT 
Calibrations at Center of Thru Reference on Jmicro 5mil Substrate. 
E.3 Custom M/A-Com GaAs Substrate 
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Figure E.17 – Effective Dielectric Constant of Custom M/A-Com GaAs Calibration 
Substrate after TRL Calibration at Center of Thru Reference Plane. 
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Figure E.18 – Effective Phase Delay of Delay Lines on Custom M/A-Com GaAs 
Calibration Substrate after TRL Calibration at Center of Thru Reference Plane. 
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Figure E.19 – Characteristic Impedance of Standards of Custom M/A-Com GaAs 
Calibration Substrate after TRL Calibration at Center of Thru Reference Plane (Z0=49.9Ω 
@ 10GHz). 
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E.4 FR4 14mil Substrate 
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Figure E.20 – Effective Dielectric Constant of Custom 14mil FR4 Calibration Substrate 
after TRL Calibration at Center of Thru Reference Plane. 
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Figure E.21 – Effective Phase Delay of Delay Lines on Custom 14mil FR4 Calibration 
Substrate after TRL Calibration at Center of Thru Reference Plane. 
 151
Appendix E (Continued) 
0 2 4 6 8 10 12 14 16 18
Frequency [GHz]
-10
0
10
20
30
40
50
60
C
ha
ra
ct
er
is
tic
 Im
pe
da
nc
e 
(Ω
) Real Impedance
Imaginary Impedance
 
Figure E.22 – Characteristic Impedance of Standards of Custom 14mil FR4 Calibration 
Substrate after TRL Calibration at Center of Thru Reference Plane (Z0 = 49.3Ω @ 
10GHz). 
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